microcomputer components



contents

Selector Guide	1
Introducing the MC68000	23
Chapter 1 — The M6800 NMOS Family	
MC6800, 68A00, 68B00 8-Bit Microprocessing Unit (MPU)	1-2
MC6801 Microcomputer Unit (MCU)	1-37
MC6801L1/P1 Microcomputer Evaluation Chip	1-69
MC6802 Microprocessor with Clock and RAM	1-70
MC6803,E 8-Bit Microcomputer	1-90
MC6808 Microprocessor with Clock	1-97
MC6809,E/68A09,E/68B09,E High-Performance Microprocessor with Clock and RAM	1-116
MC6821, 68A21, 68B21 Peripheral Interface Adapter (PIA)	1-124
MC6828/8507 Priority Interrupt Controller	1-135
MC6840 Programmable Timer Module (PTM)	1-141
MC6843 Floppy Disk Controller (FDC)	1-153
MC6844, 68A44, 68B44 Direct Memory Access Controller (DMAC)	1-177
MC6845 CRT Controller (CRTC)	1-193
MC6846 ROM-I/O-Timer	1-212
MC6847,Y Video Display Generator (VDG)	1-232
MC6850, 68A50, 68B50 Asynchronous Communications Interface Adapter (ACIA)	1-244
MC6852, 68A52, 68B52 Synchronous Serial Data Adapter (SSDA)	1-252
MC6854, 68A54, 68B54 Advanced Data Link Controller	1-266
MC6860 0-600 bps Digital Modem	1-289
	1-305
MC6862 2400 bps Digital Modulator	1-313
MC6870A, 6871B Two-Phase Microprocessor Clocks	1-313
MC6875 Two-Phase Clock Generator	
MC6880A/8T26A Quad Bus Transceiver	1-332
MC6881/3449 Triple Bidirectional Bus Switch	1-338
MC6882A,B/3482A,B Octal Three-State Buffer/Latch	1-344
MC6885-88/8T95-98 Hex Buffers	1-34B
MC6889/8T28 Quad Bus Transceiver	1-353
MC68488 General-Purpose Interface Adapter	1-359
Chapter 2 - Linear part for M6800 MPU	
MC3446 Quad General-Purpose Interface Bus (GPIB) Transceiver	2-2
MC3447 Octal Bidirectional Bus Transceiver	2-2
MC3448A Bidirectional Instrumentation Bus (GPIB) Transceiver	2-0
WIC3440A DIGITALITING HISTORICALITING DUS (GPID) TRANSCRIVER	2-1
Chapter 3 — Other NMOS Microprocessors	
MC3870 Single-Chip Microcontroller	3-2
Observed A COMOC Missesses and Industrial Comoc Missesses	
Chapter 4 — CMOS Microcomputer and Industrial Control Unit	
MC14500B Industrial Control Unit	4-2
MC141000/141200 CMOS Microcomputer	4-12

	Page
Chapter 5 — Bipolar 4-Bit Slice Microprocessor Families	
TTL	
MC2901A 4-Bit Bipolar Microprocessor Slice	5-2
MC2902 Look-Ahead Carry Generator	5-12
MC2903 4-Bit Bipolar Microprocessor Slice	5-16
MC2905 Quad Two-Input OC Bus Transceiver with Three-State Receiver	5-24
MC2906 Quad Two-Input OC Bus Transceiver with Parity	5-30
MC2907 Quad Bus Transceiver with Three-State Receiver and Parity	5-36
MC2909/2911 Microprogram Sequencer	5-42
MC2910 Microprogram Controller	
metal metalsogiam dominated	5-64
	5-68
	5-74
	5-80
MC2918 Quad D Register with Standard and Three-State Outputs	5-86
MC29100/82100,29101/82101 Field Programmable Logic Array	5-90
MECI	
meet and a second	
MC10800 4-Bit ALU Slice	5-92
MC10801 Microprogram Control	5-111
MC10802 High-Speed Look-Ahead Carry Generator	5-130
MC10803 Memory Interface Function	5-140
MC10804/10805 ECL/TTL Inverting Bidirectional Transceivers with Latch	5-156
MC10806 Dual Access Stack	5-166
MC10807 5-Bit Bidirectional Bus Transceiver	5-182
MC10808 Programmable 16-Bit Shifter Function	E 100





motorola microcomputer components

What you should consider before you rush into -

microcomputer design

What's so important about the microprocessor that it should have been catapulted into one of the most significant developments in the electronics field over the last decade? Well, certainly not that microprocessors, themselves, represent anything new in the way of circuit implementation. Computer designers had been using them as integral parts of large computers long before they became the buzz-word of the industry. Rather, it's the fact that technological advances into large-scale integration have made the microprocessor the most effective, most reliable, simplest, and least expensive way of accomplishing complex electronic functions today. It's not surprising, therefore, that the microprocessor, or in a larger sense, the microcomputer, is dominating the design thinking for most equipment currently in the planning stage

The microcomputer is such a powerful performer that the vast majority of all possible applications probably could be served by any one of the dozens of different models available. Yet, for each application there's probably one microcomputer system that serves the purpose bear. Specific processor (or supplier) we offer the following four considerations for your investigation:

Choice

Despite occasional claims to the contrary, there's no such thing as a truly universal circuit—not from the standpoint of cost-effectiveness. While our M6800 microcomputer system comes as close as any other to serving the bulk of all potential applications, it's "overqualitied" for some, and "underqualitied" for others. That's why Motorola manufactures a variety of micro-That's why Motorola manufactures a variety of micro-

- The M6800 Family—the most pervasive of the general-purpose MPU systems.
 - The MC3870—a low-cost, single-chip microcomputer for dedicated applications.
- The MC141000—a CMOS alternative to the above, for lowest possible power dissipation.
- The bipolar M2900 and M10800 systems—for highest speed.
- Moreover, each of these has at least one viable alternate source, so that your manufacturing requirements can not easily be compromised.
- In addition to components for microcomputer systems, Motorola supplies an extensive line of micromodules—assembled subsystems—for those manufacturers who wish to begin their equipment designs at a higher level.

Support

The key to the successful development of a dedicated MPU system and ultimately, to manufacture and service the system, is an umbrella of support equipment. The Motoroia microcomputer product families are complemented with one of the industry's most persistive arrays of user-oriented development ads, test equipment and support literature. The support hardware system is modularized to permit purchase of the displacement of the system of the support hardware system is modularized to permit purchase of the system to be designed. An extensive software library, including a grower library of user-developed.

MOTOROLA MICROPROCESSING MANUFACTURING FACILITIES



AUSTIN, TEXAS Manufacturing facility for all Motorola MOS products



MESA, ARIZONA
Bipolar processors and other MPU-related bipolar integrated circuits

programs, is also available. And Motorola maintains a nationwide network of Field Applications Engineers to assist customers with microcomputer design problems.

Commitment

Chances are your first MPU purchase will not be your last. That's why a primary consideration in the choice of an MPU line on which to hang your designs should be the manufacturer's commitment to the expansion of that specific line—expansion of hardware to keep up with the state of the art while maintaining software compatibility with the existing system.

software companies with the attaining system. Motoroids commitment to the MeSO(line is manifest not only by the introduction of a second-generation MeTU (the McS602), but by a limit explosion of schedulid peripheral products encompassing over 100 new type numbers in 1977 atoms. All are businessed to the product of the product of the product of the production of the prod

Diversification

Even the most complex microprocessor system (or single-tich) microcomputely in it a complete system. All need additional components of one kind or another perhaps, for additional storage capacity, interface circuits to match various peripheralis, power devices to extend far bypone of the control of the co

May we help you?



PHOENIX, ARIZONA

Microsystems and support products (58th Street Facility).

table or contents



. . . for maximum versatility.
The M6800 Family with its peripherals.

Page 4

Page 15

- . . . for system simplicity and dedicated applications
- Three single-chip microcomputers with on-chip ROM and RAM.
- ... where high-speed counts


 Bipolar "slice" systems with state-of-the-art
 performance and unlimited expandability.

 Page 19
- . . . Commitment to reliability

 An abstract of the latest reliability report on M6800 components. Page 22
- ... Commitment to Support Products
 A quick overview of system-development
 hardware, software, and higher-level system
 design modules. Page 23

For a maximum versatility —

the M6800 microcomputer ramily



Inherent in the formula for successful MPUbased designs is the selection of the most costeffective processor family from among the many systems available today. The M6800 family ranks high in meeting the requirements.

Its NMOS LSI architecture offers bus transfer rates up to 2 MHz, and 8- and 16-bit processing capability.

Its powerful instruction set minimizes memory requirements and enhances system throughout.

The progressive complexity of its basic MPU/ MCU building blocks permits system design flexibility that yields cost-effectiveness for any potential applications.

But there are more considerations to the selection of the best microcomputer system than just technical capability. When your production is as heavily dependent on the availability of a set of components as dictated by a commitment to a specific MPU family, a constant and reliable source of supply is of paramount importance. So is the continuing flow of new and related products that quards against system obsolescence.

Motorola is dedicated to the continual expansion of the M6800 system with new products, new designs and expanded peripherals—all tailored to increase the scope and value of your investment.

M6800 LINE FEATURES

For System Design Ease:

- Powerful, variable-length instructions reduce programming complexity and development time.
- 65K memory address capability encompasses the largest program requirements likely to be encountered in microcomputers.
- Single 5-volt power supply operation and bus organization simplifies system design.

For Maximum Throughput:

- Bus transfer rates to 2 MHz provide high-speed operation.
 - Automatic data stacking during interrupts reduces programming complexity.
 - · 3-state output.
 - · Vectored restart

M6800 The MPU

Whether a microcomputer consists of a totally integrated single chip, or is composed of a number of interactive LSI chips, the microprocessing unit (MPU) is the central control system that determines the eventual application for which the system is best suited. Its architecture contains the complex routines that permit the system to respond correctly to each of the different "instructions" associated with a particular system. It controls the flowd signals into and out of the computer, routing each to its proper as and function and office the computer.

an end function.

The M6800 Family currently includes two standard 8-bit MPUs, with a third, a 16-bit unit, scheduled to join the lineup during 1978. And for maximum on-chip power, a complete single-chip microcomputer will join the Family soon (see Page 18).



THE MC6800

This microprocessor was the first of the M8800 MPU. Eamily and still remains a highly cost-effective processor for a great many process-control and datacommunications applications. Seventy-two powerful instructions and six different addressing modes give it unexcelled capability and a full range of compatible system implementation. After years of field experience, the MC6800 has earned an envisible reputation as one

of the easiest to use processors available because: Its bus organized architecture reduces component count and simplifies interconnection;

Its single 5-V supply requirement reduces system complexity and cost;


Its 16-bit address system permits selective addressing of more than 65,000 memory locations;

Its inherent design treats each peripheral as a memory location, thereby reducing programming complexity.

Complexity.

Moreover, to tailor the system to your specific needs at the lowest cost, the MC8800 (and its peripherals) is available in two different packages, three different temperature ranges and three speed ranges, as follows:

	Selec	tion	
Temperature Range		Frequency Limit	
	1 8842	1.5 MHz	2 1844
8 to 79°C 40 to 88°C 56 to 125°C	MC6800P1 MC6800CL "MC6800CDCS	MC88A00P1L	MC68800P/L





MC6802

Take the basic MC6800 MPU, add an on-chip clock and 128 bytes of RAM, and you essentially have the second generation M6800 MPU chip—the MC6802. This versatile processor has all the attributes of the basic unit.

—It is fully compatible with all the peripherals, features the same MPU architecture and capabilities, and works with the same instruction set—

But it reduces the component count of a minimum microcomputer system to only two, compared with a minimum of four with the earlier MPU.

The butt-in-clock operates at a maximum frequency of 1 MHz but, floughtfully, the chip designers have added an on-chip dvide-by-four circuit to permit the use of an external 4-MHz crystal in lieu of a far more expensive 1-MHz crystal in addition the first 32 bytes of the butt-in-RAM may be operated in a low-power mode, from an external power source, to prevent the Utilizant has MPU. a minimum microcomputer svi-

tem consists of.

MC6846 ROM-I/O-Timer Unit (Page 10)
Of course, the system is expandable to any require-

ment with the adapters, expanders and other peripheral chips that are a part of the M6800 Family

The MC6802 is available in both ceramic (suffix L) and plastic (suffix P) package

INTRODUCING THE MC6809 MICROPROCESSOR (Coming Soon)

Today, there's a lot of controversy about where a microcomputer turns into a "min". While a number of benchmarks have been suggested, it is generally conceded that 16-bit processing capability constitutes a

minimum "mini" requirement.

Motorola is a microcomputer manufacturer, but the soon-to-be-announced MC6809 Microprocessor at least borders on minicomputer capabilities.

It has 16-bit capability with 50-percent more throughput than the MC6800 it toperates at 2 MHz, adds 16 new addressing modes, utilizes an expanded instruction set with high-level language capability, and features a host of other refinements that add functional expansion to, while maintaining compatibility with, the M6800 Microomputer Components Family.


MC6809 Programming Model




M6800 CLOCKS

All M6800-based systems operate with two nonoverlapping clock phases, 61 and 62. A variety of clock modules is available for use with the M6800 MPU (other MPUs have built-in clock). Variations include one monolithic and three hybrid versions offering a number of system design options.

THE HYBRID





interface circuits for

peripherals

Simple Microcomputers, or those dedicated to one specific application, conceivably could have all the required circuitry on a single chip. General-purpose microcomputers, and those intended for complex system design, do not. The reason—the design of a chip with the memory and interface circuitry compatible with all possible end-use applications would make it rost-effective for rone.

The M8800 system was conceived and designed to encompass an array of LSI components which, in various combinations, provide low-cost solutions to most eventual microcompuler applications. The choice of microprocessor chips. Page 6. together with the selection of the right memory, Page 8, and the most suitable peripheral interface circuits described here, often results in the most elective and least other control of the con

MC6846* -- ROM-I/O-Timer


Highly efficient interface chip contains 2048 bytes of NOM, beginning with a 16-bit programmable time-counter and an 6-bit bidirectional data port for peripheral interface. In conjunction with MCGM MPU, it constitutes a versatile 2-bit microcomputer system. Compacting with which will be system. Compacting with microcomputer system. Compacting with the country of the confidence and peripheral circuits permits system expansion to any required additional complexity at low cost.

The built-in ROM provides read-only storage for a minimum microemputer system and is mask-programmable to the usar's specifications. The timer may be programmed to count events, measure frequencies and time intervals, generate square waves, etc. The I/O port is under software control and includas two "handshake" control lines for asynchronous interface with peripherals.

MC6821* — Peripheral Interface Adapter (PIA)

This parallel orianted periperal interface circuit is one of the most important intarface circuits available Contains two I/O circuit blocks, each capable of controlling an independent E-bit peripheral data but Multiple PIAs can be used with a single system and but the properation of the properation of the properation of the programmed to actas an input or output and each of four control/interrupt lines can operate in one of several control modern.

Available in package configurations and tamperatura and frequency ranges to match those of the MC6800 MPU described on Page 6



MC6828/8507 — Priority Interrupt Controller (PIC)

This bipolar device is used to add prioritized responses to inputs of microprocessor systems. The performance has been optimized for the M68CJ system, but will serve to eliminate input polling routines from any processor system.

With the PIC, each interrupting davice is assigned a unique ROM location which contains the starting addrass of the appropriate service routine. After the MPU detects and rasponds to an interrupt, the PIC directs the MPU to the proper memory location.

MC6840* -- Programmable Timer


This component is designed to provide variable system lime intarvals. It has three 16-bit binary counters, three corresponding control registers and a statusregister. The countrar are under software control and may be used to cause system interrupts and/or generata out-put signals. Tha MC6840 may be utilized for frequancy measurements, event counting, intarval measuring and similar tasks.

MC88488* -- General-Purpose Interface Adapter

Tha MC68488 GPIA interfaces between the IEEE488 standard instrument bus and the M6800 System. With it, many instruments may be interconnected and remotally and automatically controlled or programmed. Data may be taken from, sent to, or transfarred between instruments.

The MC68488 will automatically handle all handshake protocol needed on the instrument bus.

communications and instrumentation



In many applications, input data to a computer comes from program sources that are wired directly to the computer inputs, in others the data is derived from remotely located sources and transmitted to the computer by means of telephone lines. Remote data communications requires additional peripheral equipment—to establish contact to convert digital signal levels into corresponding transmittable data; to assemble seriality transmittable data pulses into byte-sized parallel inputs to the computer (or vice-versa).

The M6800 Family contains a number of compatible LSI components that make the development of communications interface equipment quick, easy and relatively inexpensive.

MC6860* — 0-600 bps Digital Modern

The MC6860 is a MOS subsystem designed to be integrated into a wide range of equipment utilizing serial data communications, including stand-slone modems, data-storage devices, remote-data communications terminals and I/O interfaces for minicomputers.

The modern provides the necessary modulation, demodulation and supervisory control functions to implement a serial data communications link, over a voice grade channel, utilizing frequency shift keying (FSK) at bit rates up to 800 bps.

The modem is compatible with the M6800 Microcomputer Family, interfacing directly with the Asynchronous Communications Interface Adapter to provide low-speed data communications capability.

MC6850* — Asynchronous Communications interface Adapter (ACIA)

This circuit provides the data formatting and control to interface serial asynchronous data communications information to bus-organized systems.

The parallel data of the bus system is serially transmitted and neceived by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed grammable Control Register provides variable wordlengths, clock division railos, transmit control, receive control, and interrupt control. Three control lines allow the ACIA to interface directly with the MC6860 or the ACIA to interface directly with the MC6860 or the standard programmer and the standard programmer and the standard programmer and the standard provides the standard programmer and the standard provides and the standard programmer and the ACIA to interface directly with the MC6860 or the standard programmer and the standard p

MC6854* - Advanced Data Link Controllar (ADLC)

The MC6854 ADLC performs the complex MPU/data communication link function for the "Advanced Data Communication Control Procedure" (ADCCP), High-level Data Link Control (HLDC) and Synchronous

Data Link Control (SDLC) standards
In a bit-oriented data communication system the
data is transmitted and received in a synchronous

serial form.
The serial data stream must be converted into parallel, analyzed, and stored (for use by the MPU) in order for data list management to be accomplished. Similarly, parallel data from the MPU system must be serialized with the appropriate frame control information of the serialized with the appropriate frame control information of the serialized with the appropriate frame control information of the serial se

MC8852* — Synchronous Serial Data Adaptar (SSDA)

Provides interface between the M6800 MPU system and synchronous data terminals such as floppy disk equipment, cassette or cartridge tape controllers, numerical control systems and other systems requiring movement of data blocks. Operates at speeds up to 600 kbos.

MC6862 - Digital Modulator

Offers the necessary modulation and control functions to implement a serial data communications link over voice-grade channels at bit rates of 1200 and 2400 bps.

"Available in package configurations and temperature and frequency ranges to match those of the MC6800 MPU described on Page 6

New M6800

LSI peripheral controllers

On the one hand there are the microcomputers, and on the other there are the peripherals. Each peripheral has different needs, both functionally and electrically, and, therefore, demands a different interface circuit to adapt it to a specific microcomputer design.

The MC6821 Peripheral Interface Adapter on Page 10 permits first-order peripheral selection and I/O control, but it doesn't provide the complex functional control required by each unique computer peripheral.

Normally, functional peripheral control requires a board-full of SSI/MSI circuits. The LSI circuits described here reduce this requirement to a simple, convenient and relatively inexpensive single package.

MC6843 - Floppy Disk Controller

This 40-pin LSI circuit performs the complex MPU/ Floppy Disk interface function. It contains where Floppy Disk interface function. It contains where accessible and three nonaccessible internal registers which, together with a Micro-Controller/PIOM hereburn, form the communications link between the Me800 MPUs and a wide range of disk drives. Multiple did drives can be controlled with the addition of external multiplexing rather than additional controllers.

General Description


The three nonaccessible registers provide serial-toparallel and parallel-to-serial conversions as well as Data-Clock pattern generation and detection. The disk operation is monitored by the MPU via the three status registers. Separate registers provide for Track and Section Address Information.

The Setup Register serves two purposes. One section allows generation of a programmable delay corresponding to the Seek Time of the drive in use. The remaining section provides a programmable settlino time delay.

The General Count Register provides the new track number for SEK and STZ commands, and a second

count for multi-sector read/write.

One bit in the Command Register selects either Program Control or Direct Memory Access. The remaining bits in the Command Register direct the internal Micro-Control Unit to perform either a micro or macro command. A set of 10 macro commands opvern program operation.



Programming Model of MC6843 Floppy Disk Controller


MC6844 — Direct Memory Access Controller

This DMAC works with an M6800 MPU Clock Pulse Generator and an I/O Peripheral Controller, such as the units described here, to facilitate direct access to the computer memory by the peripheral, thus bypassing MPU interactive time delay.

General Description

The MCG844 is operable in three modes: NALT Burst, Cycle Steal and TSC Steal. In the Burst Mode, its MPU is halted by the first transfer request (TxRO) input and is restarted when the Byte Count Register (BCR) is zero. Each data transfer is synchronized by a pulse input of TxRO. In the Cycle Steal Mode, the MPU is helted by sech TxRO and is restarted effer seek nor byte of date transferred. In that TSC Steal Mode, MCM uses that reseates concel function of the MPU to during search DMA cycle.

The DMAC has four channels. A Priority Control Register determines which of the Annels is enabled. While data is being transferred on one channel completes transferring, the next will become valid for DMA transfer. The PGP dies out ilizes a Rotate Control bit Priority of DMA transfer is normally fixed in sequential core. The highest priority is in 80 Chemel and the priority is 100 Chemel and the priority is rotated such that the just-serviced channel has the lowest prority in the next DMA transfer.



Typical Direct Memory Access Diagram

MC6845 - CRT Controller

This single-chip Controller provides the complex interface between a cathode-ray terminal and a micro-processor of the Me800 Family. It is designed to simplify the development and production of equipment such as intelligent terminals, word processing and information displey devices.

General Description
The CRTC consists of the horizontal and vertical


counting circuits, a display address generator, a cursor register and comparator, and a light-pen register.

The horizontal and vertical counting circuits generate the signals: Blank, RSYNC, VSYNC, and RC-R4. R0-R4 are row count signals to the external character generator ROM. The numbers of horizontal characters per raster, rasters per charecter line, character lines per screen and horizontal and vertical SYNC position are programmable by the MPU.

With 14 address lines from the CRTC to the display memory, over 18K of memory may be randomly addressed for display. The CRT may be scrolled or paged through the entire display memory under MPU control.

A light pen strobe input signel allows capture of refresh address in en internal light-pen register.

The cursor control register determines the cursor location on the screen. The cursor format can be programmed for fast-blink, slow-blink, or non-blink appearence, with programmeble size.



Pin Assignment for MC6845

all-on-one-chip

microcomputers


Utilization of large-scale integrated circuits always involves a series of compromises. On the one hand, the more circuitry that is incorporated on a single chip, the more limited is the system control on the other hand, the more integrated to the system. On the other hand, the more medical for system implementation and, concurrently, the simpler the design and the lower the

Applied to microcomputers, the previously described M6800 Family of LSI components gives the designer control over system architecture and functional operation while, at the same time, offering large enough building blocks for simplified system designs at low cost. Yet, there are numerous microcomputer applications where

the end requirement permits processing of all necessary functions—MPU, Memory, I/O—into a single chip of managable size. For such applications the single-chip microcomputer results in the most cost-effective final system.

ine must observe control main system. You don't just order a single-Schep chip microcomputer, you have it built for you can be read-only memory on the chip, your order constitutes, in effect, a custom order. Yet, because custom programming can be done in the flat metallization stage of chip processing, such processing is relatively inexpensive.

processing is relatively inexpensive. Motorola now supplies two single-chip micro-computers of varying design with still another in the design cycle. These components, described on the following pages, merit serious consideration.



For dedicated applications . . .

Any application that can be formatted within the capacity of an on-chip ROM is a likely candidate for one of the single-chip microcomputers described here. The customer develops and tests his proprietary source program and sends it to Motorola for proper processing of the final chip. From receipt of the source program to delivery of prototype product takes approximately 8 weeks.

The MC3870 8-Bit MOS

Take a powarful Arithmatic Logic Unit (ALU) Plus 2048 bytes of Read-Only Mamory (ROM) and

64 bytes of scratchpad RAM; Add four ports of TTL-compatible Input/Output: a programmable binary timer capabla of operating in the Interval Timer mode, the Pulse-Width Measurement mode and the Evant Countar

Mode; a built-in clock with internal or external timing capability; Make it completely compatible with the extensive soft-

ware library of the popular F8 microcomputer And you've got as versatile a single-chip microcomputer as modern technology permits.

The Motorola MC3870 is a complete 8-bit MOS microcomputar utilizing ion-implanted. N-channel. silicon-gate technology and offers maximum costeffectiveness for a wida range of control and logicraplacement applications. It is simple to implament (requiring only a single +5-volt ±10% power supply) and power saving in operation (requires only 275 mW, typical). Seventy-six instructions, the entire instruction set of the F8 multi-chip family, impart to the MC3870 a high degree of functional varsatility.

Functional Pin Description

P0-0 to P0-7, P1-0 to P1-7, P4-0 to P4-7, and P5-0 to P5-7 are 32 lines which can be Individually used as aither TTL-compatible inputs or as latched outputs. STROBE is a ready strobe associated with I/O Port 4.

This pin, which is normally high, provides a single low pulse after valid data is presented on the P4-0 to P4-7 pins


during an output instruction.
RESET may be used to externally reset tha 3870. When pulled low, the 3870 will begin program execution at program location H "000"

EXT INT is the external interrupt input. Its active state is software programmable. This input is also used in conjunction with the timer for pulse-width measurement and event counting

XTL1 and XTL2 are the time base inputs to which a crystal (1 to 4 MHz), LC network, RC network, or an axternal single-phase clock may be connected. If timing is not critical, the 3870 will operate from its Internal oscillator with no axternal components

TEST is an input, used only in testing the 3870. For rmal circuit functionality this pin is left unconnected or may be grounded.

V_{CC} is the power supply input (+5 ± 10%).



with Mask- Programmable Read-Only Memory (ROM)

MC141000/1200 Family

Somewhet less sophisticated then the MC3870, this 4-bit single-chip microcomputer, nevertheless, is more than adequete for a wide range of epplications. it offers some unique edventeges. It features CMOS circuitry, providing the lowest possible power consumption, and making it suitable for battery powered, battery back-up, or conventionel 5 V operation

Forty-three basic instructions hendle I/O, constant data from ROM, bit control, internal data transfer, arithmetic processing, logic comparison, conditionel and nonconditionel branching, and subroutines. A 1024 x 8-bit ROM and a 64 x 4-bit RAM handle the on-


chip memory requirements The MC141000/1200 Family is source-progrem compatible, pin-out compatible and architecturelly similar to the well-known PMOS TMS1000 Family, but

- with the following additional features . Power Consumption - only 2.5 mW at 5 V
 - only 500 µW at 3 V · Fully Static Operation . TTL-Competible - Drives One TTL Load or Four
 - LSTTL Loads . Clock Frequency to 700 kHz at VDD = 5 V
- 18 "R" Outputs (MC141200)

Applications

- Appliance Controllers
- · Calculators · Toys
- Radio Controllers
 - Communications Controllers
 - Data Terminals · Cash Registers
- Heating/Air-Conditioning Controllers
- · Ramota Sensing System · Printing Controllers
- · Security Systems · Powar Systems Control Automotive Control

The above applications of the MC141000 Family demonstrate its wide potential. Motorpla will accept customer programs or will contract complete program development, given the specifications for the application. Customer hardware and software support is already svailabla for developing programs and dabugging systams This consists of one board and a software package using the M6800 EXORciser. Contact your local sales office for status and availability of support equipment



Single-chip microcomputers

looking ahead the MC6801

The first M6800 Microcomputer on a single chip

With expected availability before the end of 78, the MC6801 single-chip microcomputer merits serious attention for the next generation of equipment now being designed.

Why? Well, for starters, here are a few of the more

important reasons.
It is characterized with all the circuitry basic to the M6800 MPU.

plus
The on-chip clock oscillator and 128 x 8-bit

RAM of the MC6802 ..


A 2K x 8-bit ROM


A 16-bit timer . . A vast expansion of I/O capacity.

There's not much left to chance in the architecture of the MC6801. There are 31 programmable parallel 1/0 lines for managing external peripherals, and a serial 1/0 port for controlling communications equipment. A powerful interrupt capability, with 8 interrupt levels, cuts design costs and boosts performance.

And, just in case the built-in capacity of the MC6801 is insufficient, for a specific application, it retains complete compatibility with the rest of the M6800 line. This means memory expandability up to 65K bytes and a wide variety of other

ability up to 65K bytes and a wide variety of other functional options that makes an MC6801 system one of the most powerful in the industry.





advanced singlechip microcomputer—The Motorola MC6801

Where high speed counts . . .

bipolar 4 bit-slice processors

Long before MOS technology became the unofficial standard for microcomputers, computers and ordinal standard for microcomputers, computers were being built with bipolar building blocks. and they still are. While suffering in comparison with MOS circuits in terms of processing simplicity and, therefore, cost (for LS configurations), they have an overriding advantage in terms of speed. In many applications requiring real-time responses and complex calculations, bipolar processing represents the only alternative.

But even here, Motorola offers the system dedesigner a choice—a choice between two bipolar circuit configurations: TTL (Schottky, of course) and ECL (Pages 20 and 21).

The bipolar approach to microcomputers differs considerably from the MOS approach. Rather than providing complete microcomputers, or even microprocessors, bipolar designers have evolved a "bit slice" concept. This consists of a series of LSI components representing various provides the components are cascadable to form systems of any desired complexity. Thus, the basic 4-bit slice building blocks offered by the two Motorola bipolar families can be expanded into B-but, to that are were 2-bit machines. Special Section 1 and 1 and

Unlike MOS MPUs, all of which are accompanied by proprietary software, the bipolar families can be designed to utilize software from any existing computer line.



Where high speed counts . . .

bipolar 4 bit slice processors

Speed and versatility are the key attributes of the bipolar 4-bit slice processor families when compared with the MOS components. Speed at the biproduct of bipolar processing, versatility results from the "slice" concept that permits virtually unlimited expansion of the computer system. Specifically, both families described here consist of 4-bit-wide components that are structured or "sliced" parallel to the data flow. This permits system expansion to larger word lengths simply by connecting several parts (of each type) in parallel.


The M2900 (LSTTL) Family System Clock Frequency 8.3 to 9.5 MHz

This family of TTL LSI components is microprogrammable for efficient emulation of almost any computing machine.

The heart of the system is the MC2901, a fully expandable 4-bit Arithmetic and Logic Unit (ALU). This device consists of a 16-word by 4-bit two-port ARM, a high-speed ALU, and the associated shift-function has look-alread or ripple carry, three-state outputs, and various status-lego outputs. The relative outputs and various status-lego outputs and word outputs and the state of th

The MC2909/2911 are four-bit wide address controllers intended for sequencing through a series of micro instructions contained in the microprogram emony. These controllers have at a 4 stack that allows nesting of subroutines. The system speed can program into MC2918 four-bit registers. Also, the MC2918 register can be used as an address register, condition code register, or for various other register

The LO interface can be achieved with several different but stranscewer devices. The MC2905.06/07 have high-current sinking open-collector bus outputs. The driver side has four D-type edge-triggered flipflops and the receiver side has four D-type latches. The MC29 St. 164 17 are time set used to transfer information from the ALU to the main memory or other bus applications.



Example of basic system implementation with dedicated M2900

	COMPATIBLE TTL MEMORIES						
RAMs	Size (Organization)	Device No.	Access Time (ns max)	PD (mW typ/pkg)	Temperature (*C)		
RA	1K Bits (1024 x 1)	MCM93415 MCM93425	35	550	0 to =70		
	512 Bits (64 x 8)	MCM5003 MCM5303	75	500	0 to +70 -55 to +125		
ROMs		MCM5004 MCM5304	75	600	0 to +70 -55 to +125		
8	4K Bits (512 x 8)	MCM7640 MCM7641	40 typ	500	0 to -70		
	4K Bits (1024 x 4)	MCM7642 MCM7643					



The M10800 (ECL) Family System Clock Frequency 10 to 15 MHz


Offering the fastest cycle times of any available bitslice processor femily, the M10800 series of ECL 4-bit processor slices permits the design of high-speed computer systems.

The core of any M10800-based system is the Arithmetic and Logic Unit (ALU). It operates at systemclock frequencies of 10 to 15 MHz, which represent cycle times of 60 to 100 ns. System word size starts at the ALU width of 4 bits, but can be expanded to n × 4 bits by cescading ALU sections. To support the ALU. Motorole has developed several ECL circuits that take care of most of the housekeeping without restricting the processor design

Intended to address the instructions stored in the microprogram memory, the MC10801 Microprogram Controller provides a 4-bit address that can be expanded to any size by cascading controllers. A memory interface unit, the MC10803, also has a cascadable 4-bit output bus, but it connects to the address bus of the main memory and supplies all the read and write addresses

Acting as a register file, stack or I/O buffer, the MC10806 dual-port memory provides 32 words × 9 bits of temporary storage and can be accessed through either of its ports. For high-speed mathematical operations, the MC10808 Multibit Shifter can handle up to 16 bits and, under software control, can do left-shift, right-shift or rotate operations. Additional MC10808s can be cascaded for larger word lengths

Other support circuits include the MC10802 Timing Generator and Clock Controller, the MC10804 and MC10805 Bidirectional Bus Translators (ECL-to-TTL and vice-versa) and all of the MECL 10,000 series of logic circuits.



					1
	example of high 00 Building Bl		e system	implementation	on using basic
	COM	PATIBLE	ECL F	MEMORIE	S
	(Organization)	Device No.	Access Time (ns max)	PD (mW typ/pisg)	Temperature (°C)
_	1K Bits (1024 x 1)	MCM10146	29	500	
ŝ	256 Bits	MCM10144	26	420	0 to +75
2	(258 x 1)	MCM10152	15	500	
RAMs	128 Bits (128 x 1)	MCM10147	12	420	-30 to +85
	64 Bits	MCM10145	15	625	0 to +75

MCM10139A

-30 to +85

MECL is a trader	nark of Motorola Inc.	B (254 x	9 1 1		
MC10801 MICROPROGRAM CONTROL	LER		MC100		
MC10802 TIMING FUNC		MC10800 PROCESSOR SLICE	MC10808 DUAL ACCESS STAC	ж.	
MC10807 5-BIT TRANSCEIVER	PROGRAM	MC10808 MMABLE MULTIBIT SHIFTER	BIQIF	MC10804/5 MECL/TTL SECTIONAL TRANSLATOR	ЛL
Present complement of an avoi					

INTRODUCING THE

MC68000 ...

MOTOROLA'S ADVANCED COMPUTER SYSTEM ON SILICON

The MC68,000 microprocessor is housed in a 64-pin package that allows the use of separate (non-multiplexed) address and data buses. This large package provides optimum flexibility while at the same time maximizing bus through-put.

PIN IDENTIFICATION & DEFINITIONS

		in con
		LDS
D0-D15	Data Leads	16-bit
		16 bits
AS	Address Strobe	Indica
		vides
		ible of
R/W	Read/Write	Defin
		Read
		extern
UDS, LDS	Data Strobes	ldenti
		eratea
		and A
DTACK	Data Transfer	Allow
	Acknowledge	chron
		memo
BR	Bus Request	Input
		device
BG	Bus Grant	Outpo
		grant
BGACK	Bus Grant	Conti
	Acknowledge	indico
IACK		from t
IACK	Interrupt	ldenti
	Acknowledge	formiz
IPI n	Interrunt Property	cycle.

A1-A23 Address Leads

Petries bus operation as a deed or Wite and controls existent bus bullers seemed bus bullers of the petries with present of the petries of th

the interrupting function to

23-bit address bus: capable

POD, PCI	Function Code	Provides external devices with information about the
CLK	Clock	Master TTL input clock to the processor.
RES .	Reset	Provides reset (initialization signal to the processor and peripheral devices
HLT	Halt	Stops the processor and allows single stepping.
BERR	Bus Error	Provides termination of a bus cycle if no response or on invalid response is received
E.	Enable	Enable clock for M6800 svs
VPA	Valid Peripheral	tems identifies addressed
	Address	area as a 6800 compatible
VMA	Volid Memory Address	Indicates to 6800 family de vices that a valid address is on the bus.
Vor	+5 Volts	




Figure 1: Comparison of HMOS and NMOS Technologies
HMOS Technology used for the MC68000 results in significant improvements to Circuit Densities and Speed-Power Products

Advances in semiconductor technology have provided the capability to put on a single silicon chip, a microprocessor at least an order of magnitude higher in performance and circuit complexity than has been previously available. The MC68000 is the first of a family of such VLSI microprocessors from Motorola. It combines state-of-the-art technology and advanced circuit design techniques with computer sciences to achieve an architecturally advanced 16-bit microprocessor containing over 68000 active devices on a silicon chip. This high density of active elements coupled with an order of magnitude increase in performance over the original MC6800 is the direct result of significant advances in semiconductor technology. Advances such as dry PLASMA etching, projection printing, and HMOS (High density short channel MOS) circuit design techniques (Figure 1) have provided a sound technological base that has allowed Motorola's system engineers, computer scientists and marketing engineers a large degree of innovative freedom. The goals of applying this innovative freedom to microprocessors are to make the microprocessor easy to use, more reliable and more flexible for applications, while maximizing performance

The resources available to the MC68000 user consist of the following:

- 32-bit data and address registers
- · 16 mega-byte direct addressing range
- 61 powerful instruction types
- · operations on six main data types
- memory mapped I/O
- · 14 addressing modes

Particular emphasis has been given to the architecture to make it orthogonal (regular) with respect to the registers, instructions (including all addressing modes), and data types. Orthogonality makes the architecture easy to learn and program, and, in the

process, reduces both the time required to write programs and the space required to store programs. The net result is a great reduction in the cost and risk of developing software.

High systems throughput (up to an aggregate of two million instruction and data word transfers per second) is achieved even with readily available standard product memories with comparatively slot access times. The design flexibility of the data bus allows the mixing of slow and fast memories or peripherals with the processor, automatically optimizing the transfer rate on every access to keep the system operating at peak efficiency.

The hardware design of the CPU was heavily in Elected by advances made in software technology. High level language compilers as well as code produced from high level language semilar time fliction of the many semilar time flictions. The McSe000 supports high level languages with its consistent architecture, multiple registers and stacks, large addressing range and high level language onested instructions (LINK, UNLINK, CHK, etc.). Also, operating systems for controlling the creating supported by privileged instructions, memory management, a powerful vectored multi-level interrupt and trap structure, and specific instructions (EXC, LIMS, STM, TRAP, etc.).

The processor also provides both hardware and software interlocks for multiprocessor systems. The CPU chip contains bus arbitration logic for a shared with other MC68000 processors, DMA devices, etc.). Multiprocessor systems are also supported with software improcessor systems are also supported with software improcessor systems are also supported with software for the contract of the contract o




Figure 2: MC68000 Programming Model




Figure 3: MC68000 Status Register

THE MC68000 CPU

Advanced architecture processors must not only offer efficient solutions to large complex problems but must be able to handle the small, simple problems with proportional efficiency. The CPU has been designed to offer the maximum in performance and versatility to solve simple and complex problems efficiently.

The MC68000 offers sixteen 32-bit registers in addition to the 24-bit program counter and 16-bit status register (Figure 2). The first eight registers (D0-D7) are used as data registers for byte (8-bit), word (16-bit) and long word (32-bit) operations. The second set of eight registers (A0-A7) may be used as software Stack Pointers and Base Address Registers. In addition, the second set of eight registers may be used for word and long word data operations. All of the sixteen registers may be used as Index Registers.

The 24-bit Program Counter provides a memory addressing range of more than 16 mega-bytes (actually 16,777, 216 bytes). This large range of addressing capability, coupled with a Memory Management Unit, allows large, modular programs to be developed and operated without resorting to cumbersome and time consuming software bookkeeping and paging techniques.

TABLE I: MC68000 DATA ADDRESSING MODES

Data Register Direct	EA = 0.
Address Register Direct	EA = A
Status Register Direct	EA = SR
ABSOLUTE DATA ADDRESSING	
A. Absolute Short	EA = (Next Word)
B. Absolute Long	EA = (Next two Words)
PROGRAM COUNTER RELATIVE ADD	RESSING
Relative with Offset	EA = (PC) + D+

ative with Index & Offset EA = (PC) + (Rx) + Da

The Status Register (Figure 3) contains the Interrupt Level Mask (8 levels available) as well as the Condition Code: Overflow (V), Zero (Z), Negative (N), Carry (C), and Extend (X). Additional status bits indicate that the processor is in a TRACE (T) made or in a SUPERVISORY (S) state. Ample space remains in the Status Register for future extensions of the M68000 family.

Six basic data types are supported. These data types are:

+ Rita · Bytes (8-bits) · BCD digits · Words (16-bits) · ASCII characters · Long words (32-bits)

In addition operations on other data types such as memory addresses, status word data, etc. are provided for in the instruction set



REGISTER INDIRECT ADDRESSING Register Indirect Post-increment Register Indirect Pre-decrement Register Indirect Register Indirect with Offset Indexed Register Indirect with Offset

IMMEDIATE DATA ADDRESSING Immediate DATA = Next Word(s) Quick Immediate INHERENT DATA

The 14 flexible addressing modes, shown in Table I, include five basic types:

- * Register Direct * Immediate
- Register Indirect

Included in the addressing modes is the capability to do Post-incrementing, Pre-decrementing, Offsetting and Indexing.

THE INSTRUCTION SET

The MC68000 instruction set is rich and full as evidenced by the 61 distinct types shown in Table II. Special emphasis during the design has been given to the instruction set's support of structured high level languages that facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned multiply and divide. "quick" anthmetic operations. BCD arithmetic and extended operations (through trans). The processor offers the most comprehensive and flexible instruction set of any microprocessor ot any class, available today. Additionally, it's highly orthogonal, proprietary microcoded structure provides a sound flexible base for the future.

REDUCED SOFTWARE COST AND BISK

Advances in VLSI semiconductor technology have resulted in a significant reduction in the cost of computer hardware in recent years. The MC68000 microprocessor, for example, provides in a single integrated circuit package computing power that just a decade gao would have been three or four orders of magnitude more expensive. Software costs during this same period of time have, as a percentage of total system cost, increased significantly. This has been due primarily to inflation and the labor intensive nature of programming. Without significant architectural advances in computers, this trend can do nothing but continue. One of Motorola's major goals in developing this new microprocessor has been to reduce the costs of software. Many innovative features have been incorporated to make programming easier faster and more reliable.

An Orthogonal Is-BITMPU — The highly orthogonal or regular structure of the MCS8000 microprocessor greatly simplifies the effort required to write programs in Assembly Languages are well as in Fligh Level Languages. Operations on integer data in research and monthly of the programs of the programs of the monthly of the programs of the monthly of the programs of th

remember one mnemonic for each type of operation and then specify data size, source addressing mode and destination addressing mode. This has helped keep the total number of instruction mnemonics for the M68000 to an easily remembered, yet complete,

SI types, eleven sewer than on Motorola's MC6800. The dual operand nature of many of the instructions significantly increases the flexibility and power of this new Motorola microprocessor. Consistency again is maintained since all data registers and memory locations may be either a source or destination for most operations on integer data.

MNEMONIC	DESCRIPTION
ABCD	Add Decimal with Extend
ADD ADDX	Add Add with Extend
AND	Logical And
ASI	Anthmetic Shift Left
ASR	Arithmetic Shift Right
BCC	Branch Conditionally
BCHG	Bit Test and Change
BCLR	Brt Test and Clear
BRA	Branch Always
BSET	Bit Test and Set
BSR	Branch to Subroutine
BTST CHK	Brt Test
CLR	Check Register Against Bounds
CMP	Clear Operand Anthmetic Compare
DCNT	Decrement and Branch Non-Ze
DIVS	Signed Divide
DIVU	Unsigned Divide
EOR	Exclusive Or
EXG	Exchange Registers
EXT	Sign Extend
JMP	Jump
JSR	Jump to Subroutine
LDM	Load Multiple Registers
LDQ	Load Register Quick
LEA	Load Effective Address
LINK	Link Stack Logical Shift Left
LSL LSR	Logical Shift Right
MOVE	Move
MULS	Signed Multiply
MULU	Unsigned Multiply
NBCD	Negate Decimal with Extend
NEG	Two's Complement
NEGX	Two's Complement with Extend
NOP	No Operation
NOT	One's Complement
OR PACK	Logical Or
PACK PEA	Pack ASCII to BCD
RESET	Push Effective Address Reset External Devices
ROTL	Rotate Left without Extend
BOTE	Rotate Right without Extend
ROTXL	Rotate Left with Extend
BOTXB	Rotate Right with Extend
RTR	Return and Restore
RTS	Return from Subroutine
SBCD	Subtract Decimal with Extend
SCC	Set Conditional
STM	Store Multiple Registers
STOP	Stop
SUB	Subtract
SWAP	Subtract with Extend
TAS	Swap Data Register Halves Test and Set Operand
TRAP .	Tran
TRAPV	Trap on Overflow
TST	Test
UNLK	Unlink Stack

The addressing modes have been kept simple without sacrificing efficiency. All fourteen addressing modes operate consistently and are independent of the instruction operation itself. Additionally, all address registers may be used for the Direct, Register Indirect and Indexed addressing modes. (Immediate, Program Counter Relative and Absolute addressing by definition do not use address registers). For increased flexibility, any data register - as well as any address register --- may be used as an Index Register. Address register consistency is maintained for stacking operations since any of the eight address registers may be utilized as User Program Stack pointers with the Register Indirect Post-increment/Predecrement addressing modes. Register A7, however, is a special register that, in addition to its normal addressing capability, functions as the System Stack Pointer when stacking the Program Counter and Status Register for subroutine calls, traps and interrupts; while in the supervisory mode.

Structured Modular Programming - The art of programming microprocessors has evolved rapidly in the past few years. Numerous advanced techniques have been developed to allow easier, more consistent and reliable generation of software. In general, these techniques require that the programmer be more disciplined in observing a defined programming structure such as modular programming. Modular programming allows a required function or process to be broken down in short modules or subroutines that are concisely defined and easily programmed and tested. Such a technique is greatly simplified by the availability of advanced macro assemblers and block structured High Level Languages such as PASCAL. Such concepts are virtually useless, however, unless parameters are easily transferred between and within software modules that operate on a reentrant and recursive basis. (To be reentrant a routine must be usable by interrupt and non-interrupt driven programs without the loss of data. A recursive routine is one that may call or use itself). The MC68000 microprocessor provides the necessary architectural features to allow efficient reentrant modular programming. The "LINK" and "UNLINK" instructions reduce subroutine call overhead in two complementary instructions by allowing the manipulation of linked lists of data areas on the stack. The "STM" (Store Multiple Registers) and "LDM" (Load Multiple Registers) instructions also reduce subroutine call programming overhead. These allow the loading or storing, vig an effective address, multiple registers that are specified by the programmer. Sixteen software trap vectors are provided with the "TRAP" instruction and are useful in operating system call routines or user generated "macro routines." Other instructions that support modern structured programming techniques are PEA (Push Effective Address), LEA (Load Effective Address). RTR (Return to Restore) as well as the normal JSR,

Of course, the powerful vectored priority interrupt structure of the microprocessor allows straight-forward generation of reentrant modular Input Colput rotutnes. Eight maskeble levels of priority with 192 vector locations provide maximum flexibility for 100 control. (A total of 25 evector locations are available for interrupts, hardware traps, and software traps.)

Improved Software Teatability — One of the major trasks the system programmer encounters when writtings software for microcomputers is the detection and correction of errors, or "debugging." The time taken to "debug" software nearly always exceeds the time it tokes to write the software. In practice, the did 2008 rule other applies: The least 20% of the job requires 80% of the eight. "The microprocessor incorporates several features that reduce the chance for errors. These features, such as Orthopomuly and the Structured Modular Programming capability, have all ready been discussed.

Of major importance to the systems programmer are leatures that have been incorporated specifically to detect the occurrence of programming errors or "bugs." Several hardware traps, provided to indicate abnormal internal conditions of the MC68000 processor, detect the following error conditions:

Word access with an odd address

Word access with an odd address

Elegal instructions
Unimplemented instructions

Illegal addressing mode


Illegal Memory access (bus error) Overflow on divide (divide by zero)

Overflow condition code (separate instruction TRAPV)

Additionally, the sixteen software TRAP instructions may be utilized by the programmer to provide applications oriented error detection or correction routines.

An additional error detection tool is the CHK (Check Register Against Bounds) instruction used for array bound checking by verifying that 0 ≤ (REG) < LIMIT. A trap occurs if the register contents are negative or greater than the limit.

Finally, the MC68000 includes a locality that allows instruction-by instruction toxing of a program being debugged. This TRACE MODE results in a trop being mode to a tracing routine after each instruction execution. The TRACE MODE is available to the programmer when the microprocessor is in the SUPERVISCHY state as well as the USEs are to make a many only be entered while in the SUPERVISCHY state as well as the USEs are the total to the temporary of the supervisory active. The SUPERVISCHY/USER states provide an additional processor by providing memory protection of selected areas of memory when an external memory management device is used.



FUTURE FLEXIBILITY

Microprocessor VI.SI circuit technology is advancing at an ever increasing rate. For example, the Motorola MC6800 - originally introduced in 1974 has evolved into a number of more advanced products. This evolution has been along two paths: increased functionality, with the MC6802 and MC6801 microcomputers, and increased performance with the MC68A00, MC68B00 and MC6809 microprocessors. (Figure 4). The sound, well planned, architectural base provided by the original MC6800 made it possible to develop these improved products while taking full advantage of the major speed and density enhancements to NMOS VLSI. This was accomplished while maintaining an unprecedented degree of compatibility and consistency with the original MC6800 MPU.

Similarly a major consideration in the development of the MCS8000 microprocesor has been to provide a good, solid, but flexible, base for future extensibility. Several architectural concepts have been incorporated that will allow this advanced product to be enhanced as semiconductor technological advances are made. For example, the highly shall felt and 25th integers without the need for concetenation of registers or multiplexing of internal data buses. This regular structure of the CPU leads itself to a more consistent, reliable design that can be easily expanded.

The MC68000 incorporates a proprietary multilevel micro-programmed structure that allows significant versatility in the implementation of instructions. In fact, more than one-eighth of the instruction op-code map has been set aside specifically for implementation of future instructions. In the interim, user implementation of instructions not currently in the instruction set is possible through the use of the TRAP instruction, as well as the hardware trap structure.

MEMORY MANAGEMENT OF LARGE ADDRESSING SPACE

The ever-decreasing costs of semiconductor memories in combination with the use of high level languages and sophisticated disc operating systems allow Motoroid's new generation of high performance microprocessors to be used in complex, memory intensive applications. In order to meet the needs of such applications, the MC68000 is capable of directly addressing more than 16 mega-bytes of memory. This large address space is directly accessed and managed very efficiently on a word or byte basis since operand size is specified by the instruction. The use of Upper Data Strobe (US) and Lower Data Strobe (US) signals allows easy access to high order bytes, low order bytes. Compared bytes.

Several additional useful features are provided that allow the programmer to elicinently manage memory usage. Powerful memory addressing modes such as Register Indirect, Indexed, Short and Long Absolute, and Program Counter Relative allow well-ordered access to specific memory locations. These addressing modes allow easy address addulations (five access to the control Register Indirect and Indexed, direct access to into Register Indirect and Indexed, direct access to into Register Indirect and Indexed, direct access to into Independent or relacation couling Program Counter Relative). Of course, the Pre-decrement/Post-increment Register Indirect Addressing modes also allow efficient management of data in memory also allow efficient management of data in memory.

by permitting the programmer to generate as many as eight concurrent stacks or queues. Another feature that allows the programmer to manage the use of memory is the CHK (Check Register Against Bounds) Instruction. This instruction permits the software implementation of a basic memory protection/management structure.

Still another significant feature provided in the MC68000 microprocessor is the distinction between a USER and a SUPERVISOR mode. The SUPERVISOR mode permits certain protected operations within the processor system. Of particular interest is that an external Memory Management Controller may be used when the processor is in the USER mode to manage the large address space for the programmer. The controller's memory management operations are transparent to the programmer when in the USER mode and can be changed or updated only in the SUPERVISOR mode. The Memory Management Controller provides both management of a variable number of variable size segments (Memory Segmentation) and dynamic management of multi-task memory relocation and protection. The Memory Management Controller regulates access to storage seaments that are dedicated to read only data. read/write data, program code and protected data/ code.

REDUCED CODE DENSITY AND IMPROVED SPEED

With the advent of low cost, very high density VLSI RAMS and ROMS, it might incorrectly be assumed that the number of bytes of code needed to execute a given program is no longer important. Code density, however, is very critical, since microprocessor speed is highly dependent upon the number of executed instruction words. During the early development of Motorola's MC68000 microprocessor, extensive studies were made of the use of instructions and sequences of instructions in many microprocessor applications. These studies identified not only statically frequent instructions but also dynamically frequent instructions. (The dynamic frequency of instructions is a measure of how often an instruction is executed while static frequency is a measure of how often it occurs in a program listing or is encountered by an assembler). The major contributer to the increased efficiency, as a result of the studies, is the highly regular or orthogonal structure of the architecture. The consistency of the architecture, instruction set, and addressing modes significantly reduces the number of instructions needed to accomplish a given task. Additionally, many instructions have been included to specifically improve code density and speed. For example, single word Add and Subtract instructions using Quick Immediate addressing allow fast, small value arithmetic operations on data registers and memory. A Load Quick Immediate (LDQ) provides the ability to load a small (8-bit) signed word into any register in a single word operation. In order to improve the speed of loop operations, a single word instruction for Decrement Count by One and Branch if non-zero (DCNT) is included. Of course, the TRAP, Store Multiple Registers (STM), Load Multiple Registers (LDM), Link Stack (LINK), Unlink Stack (UNLK) and Check Limit (CHK) instructions significantly reduce code requirements for subroutines, operating system calls and stacking operations.

Other instructions that help reduce coding requirements and improve performance of arithmetic operations are Signed and Unsigned Multiply MULIS and MULID. Signed and Unsigned Multiply MULIS and MULID. Signed and Unsigned Divide (IDVS and DIVI). BCD Arithmetic (ABCD, SBCD, PACK and UNFC) as well as the standard banny insieger operations. In order to improve the efficiency of moving or transferring data, a operarful MOVT data instruction transferring data, a operarful MOVT data instruction. The property of the property data and data and long words and operates in all data actives my modes. Thus, register-to-register and memory-to-memory transfers are permitted.

In addition to the powerful instructions but provide a substantial improvement in processor through-put, numerous architectural features significantly reduce the execution times for all instructions. The separate fono-multiplexed address and data buses, instruction pre-fetch pipeline and 28-bit internal registers are major contributors to the processor's unequaled performance. An example of the performance acceptability of the MC68007 Table III and the accommodate and the contribution of the performance acceptability of the MC68007 Table III and the accommodate acceptabilities for number of common instructions. For comparison purposes, similar information is provided for 2019 5's 2000 microprocessor, it is interesting to note that the MC68000 has significantly faster execution times of

TABLE III — EXECUTION TIMES FOR MOVB R, SRC INSTRUCTION FOR VARIOUS ADDRESSING MODES

Source Addressing	Motorola MC68000	ZIIog Z-8000
Register	0.5us	0.75us
Indirect Register Absolute Addressing	10	1 75
(Direct)	1.5	2 25
Indexed Addressing	15	2 50
Immediate	10	. 100




FIGURE 5: Execution Time for the Add Data Element to a register from a short Absolute Address instruction.




FIGURE 6: Execution Time for the move a data element from memory to a register from short Absolute Address Instruction.




Figure 7: Example of MC68000 Interface Connections for MC6821 Peripheral Interface Adapter

SOFTWARE SUPPORT AND MC6800 COMPATIBILITY

The system designers and programmers using the McG8000 in an explication have evaluable a conspile to compatible system of hardware and software. The interrogrosses is supported by a full range of software development tools including disc operating systems, debug acids, samenhiers, and high level languages. In addition, a translator will clillow the present M600 Formily user to convert easting programs to run on the MC68000 with a minimum of programmer intervention.

The careful planning of this new microprosessor provides a superior of the McSSOI instruction set or homode by the addition of more and larger registers, powerful orthogonal structure and many flexible orderdressing modes. This allows efficient translation of existing McSsOI programs, which can then be further optimized by taking full advantage of the versatile and powerful features of the MCSSOI.

This careful planning of similarities between the

MC68000 and the MC6800 does not stop at software compatibility (by translation) but also extends to peripheral controller interfacing. Motorola's extensive line of intelligent M6800 family peripherals (including the MC6854 Advanced Data Link Controller and the MC68488 General Purpose Interface Adapter) can be directly and easily interfaced to the MC68000. Three signal lines; Enable (E), Valid Memory Address (VMA), and Valid Peripheral Address (VPA) are provided to simplify the interface to Motorola's standard MC6800 peripherals as shown in Figure 7. Interface to the new MC6801E (Single Chip Programmable Controller) is also possible, allowing user implementation of specialized input/output functions. In addition, the MC68000 is supported by unique peripheral controllers expected of an advanced architecture microprocessor, including a DMA Controller and a Memory Management Unit.

The MC68000 is not just a component. By a unique blend of VLSI design, software engineering and careful planning, the MC68000 it is Motorola's Advanced Computer System on Silicon.



MC14500B

INDUSTRIAL CONTROL UNIT

The MC14500B Industrial Control Unit (ICU) is a single bit CMOS processor. The ICU is designed for use in systems requiring decisions based on successive single bit information. An external ROM stores the control program. With a program counter (and output latches and input multiplexers, if required) the ICU in a system forms a stored program controller that replaces combinatorial logic. Applications include relay logic processing, serial data manipulation and control. The ICU also may control an MPU or be controlled by an MPU.

- 16 Instructions
- DC to 1.0 MHz Operation at VDD = 5 V
- On Chip Clock (Oscillator)
- · Executes One Instruction per Clock Cycle
- . 3 V to 18 V Operation
- Noise Immunity Typically 45% of VDD
- Quiescent Current 5.0 µAdc Typical at Vnn = 5 V
- · Capable of Driving One Low-Power Schottky Load or Two Low Power TTL Loads over Full Temperature Range

CMOS LSI

(LOW-POWER COMPLEMENTARY MOS)

INDUSTRIAL CONTROL UNIT



ORDERING INFORMATION


CASE 648

CERAMIC PACKAGE

CASE 620



Detailed operation and applications are given in the "MC14500B Industrial Control Unit" handbook



PIN ASSIGNMENT





THE MC14500B INDUSTRIAL CONTROL UNIT

A 1-Bit CMOS Microprocessor

Many of the tasks performed with today's classical general-purpose multi-bit microprocessors, or with hardwired logic, are really one-bit tasks. For these, multi-bit processors (which must be programmed to look like a one-bit processor) represent a needless "overkill", while with hardwired logic, the versatility needed to adapt a circuit to a variety of system requirements is not readily available. To perform such tasks in the most efficient and economical manner, Motorola has developed the MC14500B Industrial Control Unit

Applications

The MC14500B, Industrial Control Unit is a one-bit processor that operates over a full voltage and temperature range of CMOS JEDEC B-Series parts. It has as its peripheral components the whole CMOS family of over 100 parts. This allows tailoring a system to an application, and permits a judicious mix of customized hardware and software to be achieved. As a one-bit processor it can be applied in a multitude of systems such as:

- · PLC (Low Cost) Programmable Logic Controllers
- Machine Controls
- Numerical Controllers
- Industrial Controls Traffic Controllers
- Copier Controllers
- · Automatic Test Systems
- · Telephone Dialing Systems
- · Serial-Bit Stream Communications Systems

MC14500B ICU may be the best solution.

- · Remote-Bit Stream Controllers
- Senal Data Processors Commercial Product Controllers
- Automotive Systems
- · Microprogram Control Sequencer
- Peripheral Controllers, Printers, Keyboards, Discs, etc.
- MPU Companion for Unloading Overtaxed uPs

There are functions, however, for which one-bit machines are poorly suited. These functions normally include complex calculations or parallel-word data processing. On the other hand, when the task is decisionand-command oriented, a one-bit machine is an excellent choice. The tasks that are mixed between decisions and calculations will be decided upon by economics, the designer's familiarity with alternatives, and how comfortable the designer is with the alternatives. Under some circumstances, a combination of an MC6800 MPU and an



FIGURE 1 - BLOCK DIAGRAM

A 100+-page Handbook is available, detailing the operation and applications of the ICU

The Motorola MC14500B is a single chip, one-bit static CMOS processor optimized for decision-oriented tasks. Many of these decision-oriented tasks were well performed by relays, but with the MC14500B, electronic versatility can now be achieved in cost-effective systems. It is housed in 16-pin packages and features 16 four-bit instructions. The instructions perform logical operations on data appearing on a one-bit bidirectional data line and data in a one-bit accumulating Result Register within the ICU. All operations are performed at the bit level. The ICU has inherent CMOS qualities of high noise-immunity, microwatt power dissipation, the ability to use low-cost, lowcurrent power supplies, 3 to 18 volt operating range, and the ease of battery backup and battery operation.

The ICU is timed by a single phase clock signal, generated by an internal oscillator that uses one

external resistor Alternatively, it may be driven by an external source. In the external timing mode, the Clk signal is driven into pin 13 of the chip and the Clk signal is available as an

output on pin 14 for synchronization with other systems. In either case, the clock signal is available for synchronization with other systems. Each of the ICU's instructions execute in a single clock period. The clock frequency may be varied over a wide range. At a clock frequency of 1.0 MHz, more than 8300 instructions may be executed in a 60-Hz half-cycle

The MC14500B instruction set consists of 16 instructions. as shown on page 4, each of which executes in one Clk period. The operating frequency range is from dc (single stepping) to a typical frequency of 1 MHz at 5 volts. The circuit's ability to execute instructions in one clock period combined with its speed capabilities, allow it to outperform many of the more complex microprocessors for decision-oriented tasks.

Circuit Operation

The MC14500B processor operates synchronously with a single-phase clock. The clock divides the machine cycle into two periods. The first period (Clk High) is the "fetch" period, during which external memory (ROM) supplies the processor with an instruction. The instruction will be latched into the Instruction Register (IR) on the falling edge of the clock signal. The second period (Clk Low) is the "execu-




FIGURE 2 - OUTLINE OF A TYPICAL ORGANIZATION FOR A MC14500B BASEO SYSTEM

tion" period, during which the processor performs the command latched in its IR. During the execution period of an output instruction, the MC14500B puts the data in the Result Register (RR) onto the data line and raises the Write control line. The data must then be latched by the output circuitry at the end of the execution period of a machine sycle; i.e. on the rising edge of the (CRIs) signal.

During the execution period of input or logical commands, the data present on the data line at the time the CR signal is low is accepted by the ECU; the logic operation is then performed and the result is clocked into the Result Register experiments of the experiment of the result register experiments of the experiment of the result of the experiment o

The System

Figure 2 shows a block diagram of a minimal MCl4500B system configured with standard B series logic parts. The blocks of the system are:

The MC14500B — which serves as the central controller of the system:

The ROM — which holds the instructions and the operand addresses;

The program counter — used to step the machine through the sequence of instructions stored in memory; The input selector (demultiplexer) — used to route the

addressed input to the MC14500B's one-bit bidirectional data bus;
The output latches — which receive data placed on the

I-bit bidirectional bus by the MCI4500B when an output instruction is executed.

The system can easily be expanded in terms of I/O, so long

The system can easily be expanded in terms of 1/O, so long as the memory is sufficiently wide to address the 1/O structure.

A CMOS PLC

MCI4500B Industrial Control Unit is essentially the monolithic embodiment of the Programmable Logic Control-lers (PLC) central architecture. Its Logic Unit (LU) is capable of doing a number of different Boolean functions under the control of instructions latched into the Instruction Register. The LU has two inputs: Data from the "Outside World" and the output of a Result Register.

The output of the LU is latched into the Result Register, where the new result will serve as one of the LU inputs on the next instruction. In general:




FIGURE 3 - COMBINATIONAL LOGIC PROBLEM

RR_{new} = f (data, RR_{old}).

After calculating a Boolean equation, the state of the Result Register or its complement is stored in an output latch to activate or deactivate load devices.

Looping Control Structure

A typical problem example is illustrated in Figure 3. The solution shown illustrates a looping control structure. Here, it is seen that the MC14500B continuously samples its inputs and, based on that information, transfers a logic signal to activate or deactivate the load device.

The ICU does not alter the sequential operation of the program counter. It sequentially fetches instructions from memory and when the program counter reaches its highest value it "wraps around," and the entire program is repeated, effecting what is known as a "looping control structure."

Time Invariant Software

What is important beyond the concept of a "looping con-What is important beyond the concept of a "looping contional important beyond the conferent conditional important beyond the conferent counter with the Jump address. The concept is that code requiring conditional branching can be written even though all code is fetched from memory sequentially. To excomplish this an output mask is used in the MCH4500B. The Output Enabling Register— OEM, may be set or reset with the result of an evaluated logic equation. If the mask is reset, the Write stroke is inhibited and no change can be made in the stare of proper, to such a such a such as the control of the c

Figure 4 shows a flow chart and program solution of a typical problem. In this example, the ICU uses its OEN mask to effect a "pseudo" branch. It first resolves the question asked in the decisions block (statements 1, 2, and 3), then

stores the result (I = true, 0 = false) in a temporary storage location called (Flag). Next, the ICU loads its output mask with the result of the decision block (statement 5); if the OEN mask was set true, the following two output instructions (statement 6 and 7) would be "active" and the right branch of the decision block would be executed. If the mask was loaded with a zero, statements 6 and 8 would not change the state of the X and Y outputs effecting the Pseudo branch. If the mask was indeed loaded with a zero, this would mean the left branch of the decision block is to be executed. To do this the ICU loads the logical complement of Flag into the output mask (statements 8 and 9). Then if Flag was originally false (i.e. A · B · C = 0), the instructions following statement 9 will be active and statement 10 and 11 will create the pulse to be sent to output Z. Statements 12 and 13 force the output mask to the I state so that future blocks of code will not inadvertently be turned off.

One of the disadvantages of the conventional conditional jumps as a mean of making decisions is that the execution time of the program varies with the state of the input signals. A looping program is inherently time invariant. This subfor synchronization with other systems and other advantages such as stable sync pulses for trouble shooting. In the evenlowed terminal products, the contribution of contribution of

Adding a Conventional Control Structure

In some control applications it may be advantageous to have a control structure like that of a conventional processor, rather than a looping control structure. This situation may occur when the system becomes large and timing it critical. Having the capability to call subroutines also helps to modified to incorporate a jumping, conditional branching, and subroutine capability.




FIGURE 4 - BLOCK ENABLING STRUCTURE

The MCI4500B has three program control instructions which are intended for the purpose of adding conventional jumping, conditional branching, and sub-routine capabilities to an ICU system. These instructions condition the ICU to take the appropriate action and provide the necessary control signals to external logic circuits which actually perform the address modifications.

For More Information . . .

Comprehensive information on these and other topics is contained in the MC14500 ICU Applications Handbook. The book approaches each topic from basic fundamentals and builds on these toward more advanced levels. It is richly illustrated with many examples and includes system schematics and programming examples. Some topics covered are:

- 1. Basics Concepts
- 2. Basic Programming and Instruction Set
- 3. Hardware Systems
- A Demonstration System
 Signal conditioning and I/O Interface Circuits
- 6. Advanced Programming
- 7. A Comprehensive Example
- 8. Advanced Hardware Systems
 9. Useful Routines

MC145008 OPERATIONS AND CODES

Hex	Binery	Mnemonic	Action
0	0000	NOPO	No Operation Zero
			No change in eny register The Fleg O output pin gets a one-period pulse beginning
1	0001	LO	On the falling edge of X1 (Clk)
			The Result Register is loaded with the stete of the date signel
2	0010	LDC	Load Complemented The Result Register is loaded
3	0011	ANO	with the complement of the date signel. AND The Result Register is loaded
4	0100	ANOC	The Result Register is loaded with the logical ANO of the date signal and the old Result Register state. AND Complement Tha Result Register is loaded with the logical ANO of the
5	0101	OR	old Result Register state end the complement of the dete signet. OR The Result Register is loaded
6	0110	ORC	with the logical OR of the dete signel end the old Result Register stees.
			OR Complement The Result Register is loaded with logical OR of the old Rasult Register state and the complement of the deta senal.
7	0111	XNOR	Exclusive NOR The Result Register is loeded with a logical 1 if the old Result Register state and the date sepral agree if the old result and the dete signal ere not alike, the Result Register is loaded with e lossed 9.
8	1000	STO	Stora The Date pin is driven to this state of the Result Register. The Write pin is driven high for e half period beginning with the fell of X1. The stets of the Result Register is not chenged.
9	1001	STOC	Store Complemented Same as Store, except the data signel is driven with the complement of the Result Register
A	1010	IEN	Input Enable The Input Enable Register is loaded with the state of the data signal
В	1011	OEN	Output Enable The Output Enable Register is loaded with the state of the data signal.
С	1100	JMP	Jump A one period pulse is generated et the JMP pin beginning with the falling edge of X1
0	1101	RTN	Return A one period pulse is generated at the RTN pin beginning with the falling edge of X1, and the next instruction is ignored.
£	1110	SKZ	Skip If Zaro If the Result Register con- tains a logical 0 et the time of the instruction the next
F	1111	NOPF	instruction is ignored. No Operation F No change in any register Flag F output pin gets a one period pulse beginning on



MC14 1000 MC14 1200

Product Preview

ONE CHIP MICROCOMPUTER

The MC14 1000 and the MC14 1200 are two members of the MC14 1000 family of CMOS 4-bit microcomputers. They incorporate ROM, RAM, ALU, control, and I/O in a single CMOS monolithic structure. The MC14 1000/2000 can be tailored to its application by internally programmed ROM and output PLA

The MC14 1000 family is source program compatible, pin-out compatible, and architecturally similar to the PMOS TMS1000 family. These CMOS one-chip microcomputers offer the following additional features not available in the TMS1000:

- Low Power Consumption Suited for Battery-powered or Battery Back-up Systems
- · Fully Static Operation
- TTL Compatible Drives One TTL Load or Four LSTTL Loads
- Clock Frequency to 600 kHz at VDD = 4.75 V
- · Single Supply, 3 to 6 Volt Operation
- 16 "R" Outputs (MC14 1200)

FEATURES:

	MC141000	MC141200
Package Pin Count	28 Pins	40 Pins
Instruction Read Only Mamory	1024 X B Bits (8,192 Bits)	
Data Random Access Memory	64 X 4 Bits (256 Bits)	
"R" Individually Addressed Output Latches	11	16
"O" Parallel Latched Data Outputs	8 Bits	
Maximum-Rated Voltage	6.5 V	
Working Registers	Static 2-4 Bits Each	
Instruction Set	See Table 1	
On-Chip Oscillator	Yes	
5 V Power Supply/Typical Dissipation	5 V/2.5 mW	
3 V Power Supply/Typical Dissipation	3 V/500 -W	

APPLICATIONS:

- Appliance Controllers
- Calculators
- · Toys
- Radio Controllers
- Communications Controllers
- Data Terminals
- Cash Registers
 - Automotive Control The above applications of the MC14 1000 family demonstrate

its wide potential. Motorola will accept customer programs or will contract complete program development given the specifications for the application, Customer hardware and software support is available for developing programs and debugging systems. This consists of one board and a software package using the M6800 EXORciser. Contact your local sales office for details on the support equipment and software

This is advence information and specifications are subject to change without notice

CMOS LSI

(LOW-POWER COMPLEMENTARY MOS)

ONE CHIP MICROCOMPLITER









ORDERING INFORMATION

MC14XXXX _ Suffix Denotes

L. Ceramic Package P Plastic Package

· Heating/Air-Conditioning

Remote Sensing System

Controllers

Security Systems

Printing Controllers

Power Systems Control

MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	VDD	-0.5 to +6.5	Vdc
Input Voltage, All Inputs	Vin	-0.5 to V _{DD} + 0.5	Vdc
DC Current Drain per Pin, All Inputs	1	10	mAdc
DC Current Drain, VDD Pin	1	. 250	mAdc
DC Current Drain, VSS Pin	1	20	mAdc
Dparating Tamparatura Range	TA	-40 to +85	οс
Storage Tamperature Range	Teto	-65 to +150	°C
Total Power Dissipation MC14 1000 © 25°C MC14 1200	PD	400 600	mW

This device contains circulary to protect the input against demaps due to high static report against demaps due to high static voltages or electric fields. Notwey, it is devived that normal pressurations be staten to evoid application of any voltage higher than maximum rated voltages to this high impedance circult. For proper operation it is recommended that $V_{\rm in}$ not $V_{\rm OUT}$ be constrained to the range $V_{\rm SS} \leqslant V_{\rm in}$ nor $V_{\rm OUT}$.

RECOMMENDED OPERATING CONDITIONS (Vec = 0)

Parameter	Symbol	Value	Unit
DC Supply Voltage - High Speed Clock Full Range Operation	V _{DD}	+4.75 to +6.0 +3.0 to +6.0	Vdc
Clock Frequency - V _{DD} = 5.0 Vdc ± 5% V _{DD} = 3.0 Vdc Min.	fClk	DC to 600 DC to 200	kHz

ELECTRICAL CHARACTERISTICS (V_{DD} = +5.0 V, V_{SS} Gnd, T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input Current - K Inputs	I _{in}				μAde
(V _{in} = 5.0 V)		75	100	135	
(V ₁₀ = 0.0 V)		-	-0.00001	-0.3	
Dutput Drive - R and O Outputs					mAde
(V _{OH} = 2.4 V)	ГОН	-20	-	-	
(VOL = 0.4 V, TA = 85°C, VDD = 4.75 V)	IDL	1.6	-	-	
Average Supply Current	Ipp	-	-	1500	μAd
(f _{Clk} = 500 kHz)					
Static Supply Current	IDD	-	60	300	μAdo
(V _{DD} = 6 V)					
Dscillator Frequency	fcik	No Limit	-	600	kHz
(V _{DD} = 4.75 V)					
Internal Oscillator Frequency for R _{ext} = 30 kΩ	fCIk	400	500	600	kHz
Input Capacitanca - K Inputs	C _{in}	-	-	7.5	pF
Input Capacitance - Clock Input	C ₁₀	-	_	30	ρF

PIN ASSIGNMENTS

New	MC14 1000	MC14 1200
	R9 2 27 R6 R10 3 26 R5 Neg Supply, V _{SS} 4 25 R4	MG 2 3B R6 A 10 1 3B R6 A 10

LOGIC BLOCK DIAGRAM K Inputs Instruction Oscillator Decoder end Timina Pege Address and Page Buffer Registers Logic Unit, Progrem Counte and Subroutine Y Register end Return Register Accumulator Letches. O-Outputs Register Buffers end PLA Code MC141000 R Output Letch end MC141200 16 Bits 1024 Words 64 Words 8 Brts/Word 4 Bitt Mord

The MC14 1000/1200 ROM program controls data injunct, storage, processing, and output. The processing of data occurs in the arithmetic logic unit (ALU). K injunt data enteries the ALU and a stored in the 4-bit accumulator. The accumulator output accesses the output latches, the RAM storage cells, and the adder injunt. Data is stored in extending the accumulator output accesses the output latches, the result of the ALU and the ALU and

from the ROM.

The 43 basic instructions handle I/O, constant data from the ROM, bit control, internal data transfer, arithmetic processing, logic comparison, conditional and

nonconditional branching and subroutines.

The designer has access for programming the following functions:

- 1) ROM 1024 words of 8 bits
- 2) Program Logic Array for O outputs
- 3) Output circuits

PROGRAMMABLE ROM

The 1024 words of the 8bit ROM are divided into 16 pages of instructions with 6d instructions on each page for the program starts at the top of the sixteenth page the program starts at the top of the sixteenth page A binary program counter sequentially addresses seek ROM instruction on a page. One level of subrotute return the current address for one of the 16 ROM pages. To change pages, a constant from the ROM loads into the page buffer register (4 bits) and upon a branch or call, the page buffer loads with the page address register.

RAM

The 64-word by 4-bit RAM comprises 4 files, each file containing 16 four-bit words. The RAM is addressed by the Y register and X register. The Y register selects one of the 16 words in a file and the X register selects one of four files. Any 4-bit word can be read or written. Any selected bit in the RAM can be set, reset, or tested.

INPUT

The 4 data inputs are designated K1, K2, K4, and K8. The R outputs can multiplex inputs for keyboard use. The R outputs can be used for handshake for control of the input from other devices.

The K inputs are static-protected CMOS inputs with pulldown of about 50 k ohms. Thus, an open input is equivalent to logic 0. The circuit is shown in Figure 1.

OUTPUT

The O-outputs comprise the output bus. The R-outputs are used as control lines to scan keyboards and displays, perform handshakes, and interface external logic. The

Clock O OSC1

NC O OSC2

FIGURE 1 - INPUT CIRCUIT WITH

PULLOOWN AND STATIC PROTECTION

8 parallel O-outputs are decoded from the 5 bits in the O-output latches. This decoding is defined by the customer and is accomplished in the O.P.LA. The 11 R-outputs of the MC14100 and the 16 R-outputs of the MC141200 are individually settable and resettable under program control.

The outputs may be programmed in one of two configurations, either open emitter or active sink NMOS as shown in Figures 2 and 3. The circuits of Figures 2 and 3 sources 20 mA @ V_0 = 2.0 Volts and V_{DD} = 5.0 Volts. The circuit of Figure 3 sinks 1.6 mA over temperature to operate one TTL load or foru LSTT Loads.

INTERNAL OR EXTERNAL CLOCK

The internal oscillator is controlled by the value of one resistor. This is an improvement over the PMOS TMS1000/1200. For external clocking, the clock signal is connected to Osc. 1. The oscillator circuit works with quartz crystals, ceramic resonators and L.C. resonant circuits. Figure 4 shows the typical operation of the oscillator as a function of the programming resistance.

100 ks

EXTERNAL RESISTANCE

FIGURE 3 - ACTIVE

NMOS OUTPUT CIRCUIT




FIGURE 2 - OPEN

EMITTER OUTPUT CIRCUIT

TABLE 1 - Standard Instruction Set

Function	Mnamonic	Status	COMPARED	Description
Ragister to	TAY	CAITITT	COMPANIE D	Transfer accumulator to Y register.
Register	TYA			Transfer Y register to accumulator.
Mahiras	CLA			Clear accumulator.
Transfer	TAM			Transfer accumulator to mamory.
Register to	TAMIY		1	Transfer accumulator to memory and increment Y register.
Memory	TAMZA		1	Transfer accumulator to memory and increment 1 register. Transfer accumulator to memory and zero accumulator.
Mamory to	TMY	1		Transfer memory to Y register
Ragistar	TMA			Transfer memory to accumulator.
	XMA			Exchange memory and accumulator.
Arithmetic	AMAAC	\	1	Add memory to accumulator, results to accumulator. If carry, one to status
	SAMAN	V		Subtract accumulator from memory, results to accumulator.
		.,		If no borrow, one to status. Increment memory and load into accumulator. If carry, one to status.
	IMAC	Y		Decrement memory and load into accumulator. If carry, one to status.
	DMAN	V		
	IA	1		Incrament accumulator, no status effect,
	IYC	V,		Increment Y register. If carry, ona to status.
	DAN	1 Y,		Decrement accumulator. If no borrow, one to status.
	DYN	V,	ļ.	Decrement Y register. If no borrow, one to status.
	ABAAC	٧,		Add B to accumulator, results to accumulator. If carry, one to status.
	A10AAC	\ \',	1	Add 10 to accumulator, results to accumulator. If carry, one to status.
	A6AAC	٧,		Add 6 to accumulator, results to accumulator. If carry, one to status.
	CPAIZ	✓		Complement accumulator and increment. If then zero, one to status
Arithmetic	ALEM	V	1	If accumulator less than or equal to memory, one to status.
Compare	ALEC	V		If accumulator less than or equal to a constant, one to status.
Logical	MNEZ		V	If memory not equal to zero, one to status.
Compare	YNEA		✓ ✓	If Y register not equal to accumulator, one to status and status latch.
	YNEC		✓	If Y register not equal to a constant, one to status.
Bits in	SBIT			Set memory bit.
Memory	RBIT			Reset memory bit.
	TBIT1		V	Test memory bit. If equal to one, one to status.
Constants	TCY			Transfer constant to Y register.
	TCMIY			Transfer constant to memory and increment Y.
Input	KNEZ		1	If K inputs not equal to zero, one to status.
Input	TKA		1 *	Transfer K inputs to accumulator.
		-		
Output	SETR			Set R output addressed by Y.
	RSTR			Reset R output addressed by Y.
	TDO			Transfer data from accumulator and status latch to O outputs.
	CLO			Clear O-output register
RAM 'X'	LDX			Load 'X' with a constant.
Addressing	COMX			Complement 'X'
ROM	BR			Branch on status = one
Addressing	CALL			Call subroutine on status = one.
	RETN			Raturn from subroutine.
	LDP			Load page buffer with constant

NOTE. If the bits COMPARED are not equal, or if there is a CARRY from the MSB of the adder, status will stay at one. Otherwise, status will go to a zero for one instruction cycle. Branch and Call can only execute successfully when status is a one. The check marks (V) indicate the instructions that affect the status.




MC2901A

FOUR-BIT BIPOLAR MICROPROCESSOR SLICE

The four-bit bipolar microprocessor slice is designed, as a high-speed cascadable element intended for use in CPUs, peripheral controllers, programmable microprocessors, and numerous other applications. The microinstruction flexibility of the MC2901A will allow efficient emulation of almost any digital computing machine.

The device, as shown in the block disjum below, consists of a sistem-word by four-fit, mopor IRAM, a physipsed ALU, and, the associated shifting, decoding, and multiplexing circuitry. The 9-bit microinstruction word is organized into three groups of three bits such and selects the ALU source operands, the ALU function, and the ALU detarination register. The meroprocessor is causolable with full various status flag outputs from the ALU Advanced low-power Schottky processing is used to to this cast this 40 deed SLI chip.

- Plug-in Replacement for MC2901
- 20% to 30% Faster Than MC2901 in Most System Configurations
- Major Speed Improvements in D Input and Carry Paths
- IOL Raised to 20 mA on Y Outputs 30% More Drive Than MC2901
- ICC Reduced to 190 mA at 125°C 30% Less Than MC2901
 VIL Raised to 0.8 V Over Full Military Range for Increased Noise Immunity



TTL FOUR-BIT BIPOLAR MICROPROCESSOR SLICE









MOTOROLA

MC2902

HIGH-SPEED LOOK-AHEAD CARRY GENERATOR

The MC2902 is a high-speed, look-ahead carry generator which accepts up to four pairs of carry propagate and carry generate signals and a carry input and provides anticipated carries across four groups of binary ALUs. The device also has carry propagate and carry generate outputs which may be used for further levels of lookahead

The MC2902 is generally used with the bipolar microprocessor unit to provide look-shead over word lengths of more than four bits. The look-ahead carry generator can be used with binary ALUs in an active LOW or active HIGH input operand mode by reinterpreting the carry functions. The connections to and from the ALU to the look-shead carry generator are identical in both cases.

The looic equations provided at the outputs are:

Cn+x = Gp + PpCn Cn+v = G1 + P1G0 + P1P0Cn = PaPaPaPaPa

Cn+z = G2 + P2G1 + P2P1G0 + P2P1P0C = G3 + P3G2 + P3P2G1 + P3P2P1G0

FEATURES

- Provides look-shead carries across a group of four MC2901 microprocessor ALUs.
- · Capability of multi-level look-ahead for high-speed arithmetic operation over large word lengths
- · Typical carry propagation delay of 6.0 ns.

TTI


HIGH-SPEED LOOK-AHEAD CARRY GENERATOR







PLASTIC PACKAGE CASE 648



PIN ASSIGNMENT 100, Vcc 16 F₂ 15 G₂ 14 2 C P1 3 - 60 Cn = 13 4 C FO 5 - 63 Cn+x 12 Cn+y | 11 8 = 10 700 Cn+z =9 R Gnd

ORDERI	NG INFORMATIO	N
Peckage Type	Temperature Renge	Order Number
folded OIP	0°C to +70°C	MC2902PC
fermatic OIP	0°C to +70°C	MC2902LC
lermetic OIP	-55°C to +125°C	MC2902LM
	E=00 +13E00	MCGGGGEM



MC2903

Product Preview

FOUR-BIT BIPOLAR MICROPROCESSOR SLICE

The MC2903 is a four-bit expandable bipolar microprocessor. silec. The MC2903 performs all functions performed by the industry standard MC2901A and, in addition, provides a number of significant enhancements that are especially useful in arithmetic criented processors. Infinitely expandable memory and three-port, three-addressors, three-addressors arithmetic and logic instruction set, the MC2903 provides a special existence of multiplication, division, normalization, and other previously time-consuming operations. The MC2903 is supplied in 48 pin dual rich perkaley.

Built-in Parity Ganaration Circuitry

The MC2903 can supply parity across the entire ALU output for use in error detection and CRC code generation.

Built-in Sign Extension Circuitry

To facilitate operation on different length two's complement numbers, the MC2903 provides the capability to extend the sign at any slice boundary.

Expendabla Ragistar Fila

Like the MC2901A, the MC2903 contains 16 internal working registers arranged in a two-address architecture. But the MC2903 includes the necessary "hooks" to expand the register file externally to any number of resisters.

Built-in Multiplication Logic

Performing multiplication with the MC2901A requires a few external gates—these gates are contained on-chip in the MC2903. Three special instructions are used for unsigned multiplication, two's complement multiplication, and the last cycle of a two's complement multiplication.

Built-in Division Logic

The MC2903 contains all logic and interconnects for execution of a non-restoring, multiple-length division with correction of the quotiant.

Built-in Normalization Logic

The MC2903 can simultaneously shift the Q Register and count in a working register. Thus, the mantiss and exponent of a floating point number can be developed using a single microcycle per shift. Status flags indicate when the operation is complete.


ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	0°C to +70°C	MC2903LC
Hermetic DIP	-55°C to +125°C	MC2903LM

TTL

FOUR-BIT BIPOLAR MICROPROCESSOR SLICE





ARCHITECTURE OF THE MC2903

The MC2903 is a high performance, cascalable, 4 bit bipolar microprospores stills designed for use in CPUs, peripheral controllers, microprogrammable machines, peripheral controllers, microprogrammable machines, and numerous other applications. The microinstruction flexibility of the MC2903 allows the efficient emulation of almost any displat computing machine. The 9-bit microinstruction selects the ALU sources, function, and microinstruction selects the ALU sources, function, and extensional through the ALU sources, function, and provides arions ALU status file proteins with full look provides valvous ALU status file proteins. Advanced low-power Schottky processing is used to fabricate that

All data paths within the device are four bits wide. As shown in the block diagram, the device consists of a 16-word by 4-bit, two-port RAM with latches on both output ports, a high-performance ALU and shifter, a multipurpose Q Register with shifter input, and a 9-bit instruction decoder.

Two-Port RAM

Any two RAM words addressed at the A and B address ports can be read simultaneously at the respective RAM A and B output ports. Identical data appear at the two output ports when the same address is applied to both address ports. The latches at the RAM output ports are transparent when the clock input, CP, is ridgh and they hold the RAM output data when CP is Low. Under can be read directly at the MC2000 DB I/O over.

External data at the MC2902 Y I/O port can be written directly into the RAM, or ALU shifter output data can be enabled onto the Y I/O port and entered into the RAM. Data is written into the RAM at the B address when the write enable input, WE, is Low and the clock input, CP, is Low.

Arithmetic Logic Unit

The MC2003 high performance ALU can perform seven arithmetic and intel logic operators on two 6-bit operands. Multiplexers at the ALU injusts provide the carebility to select various pair of ALU source operands. The EA_I mput selects either the DA external data input or RAM output port A for use as one ALU operand and the retained data input, or the Q Register content for use as one ALU operand. Also, during some ALU operand Allow of the Company of th

When instruction bits 14, 13, 12, 11, and ID are Low, the MC2003 executes special functions. Table 4 defines these special functions and the operation which the ALU performs for each. When the MC2003 executs instructions other than the nine special functions, the ALU operation is determined by instruction bits 14, 13, 12, and IJ. Table 2 defines the ALU operation as a function of these four instruction bits.

TABLE 1 - ALU OPERAND SOURCES

EA	10	OFB.	ALU Operand R	ALU Operand B
L	L	L	RAM Output A	RAM Output B
L	L	н	RAM Output A	D8 ₀₋₃
L	Н	×	RAM Output A	Q Register
н	L	L	DA ₀₋₃	RAM Output B
н	L	н	DA ₀₋₃	DB ₀₋₃
H	H	×	DAn -	O Register

L = Low, H = High, X = don't care

TABLE 2 - ALU FUNCTIONS

14	В	12	II	Hex Code		ALU Functions				
L	L	L	L	0	10 = L	Special Functions				
					IO = H	F; = High				
L	L	L	н	1	F = S mi	nus R minus 1 plus Cn				
L	L	н	U	2	F = R minus S minus 1 plus C					
L	Ш	н	н	3	F = R plus S plus Cn					
L	Н	Ц	L	4	F = S plus Cn					
L	Н	L	н	5	F = S plus Co					
L	н	н	L	6	F = R plus Cn					
L	н	н	н	7		F = R plus Cn				
Н	L	L	L	8		F _i = Low				
н	L	L	н	9	F	= R, AND S,				
Н	L	н	L	A	F; = R,	EXCLUSIVE NOR S,				
н	L	Н	н	В	F, = R,	EXCLUSIVE OR S,				
н	н	L	L	С	F	= R, AND S;				
н	н	L	н	D	F	, = R, NOR S,				
н	Н	н	Ц	E	F,	- R; NAND S;				
н	н	н	н	F		F, = R, OR S;				
- 1		4 - 14	-	× 0 to 3						

L = Low, H = High, i = 0 to 3

MC2903 may be cascaded in either a ripple carry or lookshedd carry fashion. When a number of MC2903, are accascided, each slice must be programmed to be a most significant slice (MSS), intermediate slice (ISS), or least significant slice (LSS) of the array. The carry generate, 6, and carry prospaste, P, signals required for a lookshed carry streme are generated by the MC290 and are available as outputs of the least significant and intermediate slice.


The MC2903 also generates a carry-out signal, C_{n+4} , which is generally available as an output of each slice. Both the carry-in, C_n , and carry-out, C_{n+4} , signals are

active High. The ALU generates two other status output. These or negative, Nead overflow, VOR. The No toutput is generally the most significent (sign) bit of the ALU output and can be used to determine positive or negative results. The OVR output indicates that the erithmetic operation being performed exceeds the evilleble two complement number respe. The N end OVR signels are evilleble active of the most significant siles. Thus, the multipurpose GN and PiOVR outputs indicate G end P et the less significant and intermediate siles, end oign and overflow at the most significant siles. To some extent, the meaning of the Canda, PiOVR, and GN signals was the meaning of the Canda, PiOVR, and GN signals was not often as exact definition of these four signels as a function of the MC2003 instruction.

Al II Shifter

Under instruction control, the ALU shifter passes the ALU output (F) non-hifted, shifts it upone bit position (F2), or shifts it down one bit position (F2). Both eithmetic and logical shift operations ere possible. An arithmetic shift operation brifts data exound the most significant (laps) bit position of the most significant (laps) this position of the most significant size position (F2) and position (F3) are shifter-color position (see Figure 9). Slog and Slog are bidirections serial shift input/soutputs. During e shift-top operation, Slog is generally a serial shift output. During e shift-down operation, Slog is momentally a sarial shift fourtput. During e shift-down operation, Slog is

To some extent, the meening of the SIO₀ and SIO₃ signals is instruction dependent. Refer to Tebles 3 end 4 for an exact definiction of these pins



The ALU shifter elso provides the capebility to sign extend et slice bounderies. Under instruction control, the SIO₀ (sign) input can be extended through Y0, Y1, Y2, Y3, end propagated to the SIO₂ output.

A cascadable, 5-bit perity generator/checker is designed into the Mc2003 ALU briter and provides ALU error detection cepability. Perity for the F0, F1, F2, F3 ALU outputs and SIOG inputs is generated and, under instruction control, is made available at the SIOG output. Refer to the Mc2003 applications section for or education description of the Mc2003 sign extension and perity generation/checking capability.

The instruction inputs determine the ALU shifter operation. Table 4 defines the special functions and the operation the ALU shifter performs for each. When the MC2903 executes instructions other then the nine special functions, the ALU shifter operation is determined by instruction bits 19, 17, 18, 15. Table 3 defines the ALU shifter operations as a function of these four binter operations as a function of these four binter.

O Register

The O Register is en auxiliery 4-bit register which is clocked on the Low-to-High trensition of the CP input. It is intended primerily for use in multiplication end division operations; however, it can also be used as an accumulator or holding register for some applications. The ALU output. F. can be loaded into the Q Register. end/or the Q Register can be selected as the source for the ALU S operend. The shifter et the input to the O Register provides the capability to shift the Q Register contents up one bit position (20) or down one bit position (O/2). Only logical shifts are performed. OIOn end QIO3 ere bidirectionel shift seriel inputs/outputs. During a Q Register shift-up operation, QIOn is a serial shift input end OIO3 is a serial shift output. During a shift-down operation, OIO3 is a serial shift inputs and OIO0 is a seriel shift ouptut.

Double-length arithmetic and logical shifting capebility is provided by the MC2903. The double-length shift is performed by connecting Olgo of the most significant slice to SIO₀ of the the stignificant slice, and executing an instruction which shifts both the ALU output end the O Register.

The O Registre and shifter are controlled by the instruction inputs. Table 4 defines the MC2903 special functions and the operations which the O Register and shifter perform for each. When the MC2903 sexpit instructions other than the nine special functions, the instructions other than the nine special functions, the OR Register and shifter operation is controlled by instruction bits 18, 17, 16, 15, Table 3 defines the O Register and shifter operation as a function of these four bits.

TABLE 3 - ALU DESTINATION CONTROL FOR 10 OR 11 OR 12 OR 13 OR 14 - High, TEN - Low

					1		SI	Q ₃	1	3	Y	2							
					Hex	ALU Shifter	Most Sig.	Other	Most Sig.	Other	Most Sig.	Other					O Reg and Shifter		
1			18	Į5	Code	Function	Slice	Slices		Slices	Slice	Slices	Y1	YO	SIOO	Write	Function	0103	QIQ
<u>U</u>	L.	L	L	L	0	Arith F/2 → Y	Input	Input	F3	SIO3	SIQ3	F3	F2	F1	F0	L	Hold	HI-Z	HI-2
L		L		н	1	Log F/2 → Y	Input	Input	SIQ3	S103	F3	F3	F2	F1	FO	L	Hold	H ₁ -Z	Hi-2
Į	L	L	Н	L	2	Arith F/2 → Y	Input	Input	F3	SIO3	SIO3	F3	F2	F1	F0	L	Log 0/2 → 0	Input	00
Ī		L	Н	Н	3	Log F/2 → Y	Input	Input	SIU3	SIO3	F3	F3	F2	F1	FO	L	Log Q/2 → O	Input	00
ľ		н	L	L	4	F → Y	Input	Input	F3	F3	F2	F2	F1	FO	Parity	L	Hold	Hi-Z	Hi-i
I		н	L	н	5	F → Y	Input	Input	F3	F3	F2	F2	F1	FO	Parity	н	Log Q/2 → O	Input	00
ľ		н	н	L	6	F→Y	Input	Input	F3	F3	F2	F2	F1	F0	Parity	н	F→Q	Hi-Z	Hi-2
ľ	9	н	н	н	7	F → Y	Input	Input	F3	F3	F2	F2	F1	F0	Parity	L	F→Q	Hi-Z	Hi-2
ŀ	1	L	L	L	8	Arith 2F → Y	F2	F3	F3	F2	F1	F1	FO	SIOO	Input	L	Hold	Hi-Z	Hi-2
ŀ	1	L	L	н	9	Log 2F → Y	F3	F3	F2	F2	F1	F1	FO	SIQO	Input	L	Hold	Hi-Z	Hi-2
ŀ	1	L	н	L	A	Arith 2F → Y	F2	F3	F3	F2	F1	F1	F0	SIOO	Input	L	Log 20 → Q	03	Inpu
ŀ	1	L	н	н	8	Log 2F → Y	F3	F3	F2	F2	F1	F1 .	F0	SIQO	Input	L	Log 2Q → O	03	Inpu
ŀ	1	н	L	L	С	F→Y	F3	F3	F3	F3	F2	F2	F1	FO	Hi-Z	н	Hold	Hi-Z	H)-2
P	1	н	L	н	D	F → Y	F3	F3	F3	F3	F2	F2	F1	FO	Hi-Z	н	Log 20 → 0	03	Inpu
ŀ	1	н	н	L	E	SIQ0-Y0,Y1,Y2,Y3	SIQO	SIQO	SIOO	SIQO	\$100	S100	SIQO	SIOO	Input	L	Hold	Hi-Z	Hi-2
ŀ	1	н	н	н	F	F → Y	F3	F3	F3	F3	F2	F2	F1	FO	Hi-Z	L	Hold	Hı-Z	Hi-2

Parity = F3 + F2 + F1 + F0 + SIQ3 Y = Exclusive QR

L = Low H = High Hi-Z = High Impedencil

Output Buffers

The DB and Y ports are bidirectional I/O ports driven by three-stete output buffers with externel output enable controls. The Y output buffers are enabled when the OEy input is Low end ere in the high-impedance stete when OEy is High. Likewise, the DB output buffers are enabled when the OEB input is Low end in the high-impedance stete when OEB is High.

The zero, Z, pin is an open collector input/output that can be wireORed between lides. As an output it can be used as zero detect status flag end generally indicate that the YO-3 pins are ell. Low, whether they are driven from the Y output buffers or from external source connected to the YO-3 pins. To some extent all source connected to the YO-3 pins. To some extent the meaning of this signal view with the instruction being performed. Refer to Table 5 for en exact definition of this signal view.

Instruction Decoder

The Instruction Decoder generates required internal control signals as a function of the nine instruction inputs, ID-8: the Instruction Enable input, TEN, the LSS input, and the Write/MSS input/output.

The Write output is Low when an instruction which writes date into the RAM is being executed. Refer to Tables 3 and 4 for e definition of the Write output es e function of the Mc2903 instruction input.

When TEN is High, the Wire output is forced High and the Q Register and Sign Compare Flip-Flop contents are preserved. When TEN is Low, the Wirls output is enabled and the Q Register end Sign Compare Flip-Flop can be written according to the Mc2903 instruction. The Sign Compare Flip-Flop is an on-chip flip-flop which is used during en Mc2903 divide operation (see Fligure B).

Progremming the MC2903 Slice Position

Tring the LSS input Low programs the slice to operate as a least significant slice LLSS and enables the throat output signal onto the Write/MSS bidirectional I/O pin. When LSS is the High. the Write/MSS pin become an input pin; tyring the Write/MSS pin High programs the slice to operate as en instrumedists alice (IS) end tyring it Low programs the slice to operate as en instrumedists slice (IS) end tyring it Low programs the slice to operate as en most significant slice (MSS).

TABLE 4. SPECIAL FUNCTIONS: IO = I1 = IZ = I3 = I4 = Low, IEN = Low

Г								\$10	3					
IB	17	B	15	Hex Code	Special Function	ALU Function	ALU Shifter Function	Most Sig. Slice	Other	sio ₀	Q Reg end Shifter Function	0103	0100	Write
L	L	L	L	0	Unsigned Multiply	F = S + C _n if Z = L F = R + S + C _n if Z = H	Log F/2 → Y (Note 1)	Hı-Z	Input	FO	Log D/2 → 0	Input	00	L
L	L	н	L	2	Two's Complement Multiply	F = S + C _n if Z = L F = R + S + C _n if Z = H	Log F/2 → Y (Note 2)	H ₁ -Z	Input	FO	Log 0/2 → Q	Input	000	L
L	н	L	L	4	Increment by One or Two	F = S + 1 + C _n	F-Y	Input	Input	Perity	Hold	Hı-Z	H ₁ -Z	L
L	Н	L	н	5	Sign/Magnitude- Two's Complement	F = S + C _n if Z = L F = S + C _n if Z = H	F → Y (Note 3)	Input	Input	Perity	Hold	Hi-Z	Hı-Z	L
-	Н			6	Two's Complement Multiply, Last Cycle	F = S + C _n if Z = L F = S - R - 1 + C _n if Z = H	Log F/2 → Y (Note 2)	H ₁ ·Z	Input		Log 0/2 → 0	Input	00	L
L			L	8	Single Length Normalize	F = S + C _n	F-Y	F3	F3		Log 2D → O		Input	L
н	L	н	L	۸	Double Length Normalize end First Ovide Op	F = S + C _n	Log 2F → Y				Log 20 → 0	03	Input	L
н	н	L	L	С	Two's Complement Olvide	F = S + R + C _n if Z = L F = S - R - 1 + C _n if Z + H	Log 2F → Y	R3 y F3	F3	Input	Log 20 → 0	03	Input	L
Н	н	н	L	E	Two's Complement Divide, Correction end Remainder	F = S + R + C _n if Z - L F = S - R - 1 + C _n if Z = H	F⊸Y	F3	F3	Hı-Z	Log 20 → 0	03	Input	L

- 2. At the most significent slice only, F3 YDVR is internelly gated to the Y3 output.
 - 3. At the most significent slide only, S3 Y F3 is generated at the Y3 output
 - 4. On codes 1, 3, 7, 9, 8, O, end F ere reserved for future use

L = Lnw, H = High, X = Don't Care, Hi-Z = High Impedance, Y = Exclusive OR, Perity = SIO3 Y F3 Y F2 Y F1 Y F0

MC2903 SPECIAL FUNCTIONS

The MC2903 provides nine special functions which facilitate the implementation of the following operations:

- Single- and double-length normalization
- Two's complement division
- Unsigned and two's complement multiplication
- · Conversion between two's complement and sign/ magnitude representation
- · Incrementation by one or two

Table 4 defines these special functions. The single-length and double-length normalization

functions can be used to adjust a single-precision or double-precision floating point number in order to bring its mantissa within a specified range

Three special functions which can be used to perform a two's complement, non-restoring divide operation are provided by the MC2903. These functions provide both single- and double-precision divide operations and can be performed in "n" clock cycles, where n is the number of bits in the quotient.

The unsigned multiply special function and the two two's complement multiply special functions can be used to multiply two n-bit, unsigned or two's complement numbers, respectively, in n clock cycles. These functions utilize the conditional add and shift algorithm. During the last cycle of the two's complement multiplication, a conditional subtraction, rather, than addition, is performed because the sign bit of the multiplier carries negative weight.

The sign/magnitude-two's complement special function can be used to convert number representation systems. A number expressed in sign/magnitude representation can be converted to the two's complement representation, and vice-versa, in one clock cycle

The increment-by-one-or-two special function can be used to increment an unsigned or two's complement number by one or two. This is useful in 16-bit word, byte-addressable machines, where the word addresses

are multiples of two. Refer to MC2903 applications section for a more detailed description of these special functions.




TABLE 5 - MC2903 STATUS OUTPUTS

			_			F/OVR G/N			Z			
Hex	Hex		Gi	Pt		Most Sig.	Other	Most Sig.	Other	Most Sig.	Intermediate	Loost Sig.
	14[312]1	IO	(i = 0 to 3)	(s = 0 to 3)	Cn+4	Shoe	Shoes	Slice	Stices	Stice	Slice	Slice
×	0	H	0	1	0	0	0	F3	6	70717273		90919293
×	1	X	. Fi∧S,	Ř,∨S,	GVPC	Cn+3 + Cn+4	2	F3	2	P0717273	90919293	P0717273
х	2	х	R, ^ Š,	R, ∨ Š,	GVPCn	Cn+3 Y Cn+4	P	F3	G	90919293	90919293	90919293
×	3	X	R,∧S,	R, v S,	G v PCn	Cn+3 v Cn+4	7	F3	ō	P0717273	90919293	90919293
×	4	X	0	S,	GVPC	Cn+3 Y Cn+4	3	F3	Ğ	P0717273	90919293	90919293
×	5	х	0	5,	G v PCn	Cn+3 YCn+4	7	F3	Ğ	90919293	70717273	70717273
×	6	×	0	R,	G V PCn	Cn+3 Y Cn+4	7	F3	Ġ	90919293	Y0717273	70717273
×	7	X	0	Ř,	G v PCn	Cn+3 + Cn+4	F	F3	5	90919293	90919293	70717273
×	8	x	0	1	0	0	0	F3	G		90919293	
х	9	×	R,∧s,	1	0	0	0	F3	ō	90 91 92 93	90919293	70717273
×	A	X	R, ∧ S,	A, vs,	0	0	0	F3	5	90919293	70717273	70 71 72 73
×	8	X	Ř,∧S,	R, vs.	0	0	0	F3	6	90919293	90919293	90919293
×	С	х	R, AS,	1	0	0	0	F3	Ğ	90919293	90919293	90919293
×	D	X	Ř,∧š,	1	0	0	0	F3	Ğ	90919293	90919293	90919293
×	E	×	R, AS,	1	0	0	0	F3	ō	90919293	90919293	90919293
×	F	х	Ř, ∧ Š,	1	0	0	0	F3	Ğ	90919293	90919293	90919293
0	0	L	0 of Z = L	\$1 if Z = L	G v PCn	Cn+3 4 Cn+4	F	F3	G	Input	Input	00
		_		R, v S, if Z - H					_			
2	0	L	0 if Z = L R, ∧ S, if Z = H	S, if Z = L FL VS, if Z = H	G v PCn	Cn+4 Y Cn+4	7	F3	Ğ	Input	Input	00
4	0	L	See Note 1	See Note 2	G v PC _n	Cn+3 Y Cn+4	ř	F3	G	P0719293	90919293	90919293
5	0	L	0	S, if Z = L S, if Z = H	G ∨ PCn	Cn+3 Y Cn+4		F3 // Z = L F3 Y S3 // Z = H	2	83	Input	Input
6	0	L	0 / Z = L Й, Л S, / Z = H	S, if Z = L F, v S, if Z = H	G∨PC _n	Cn+3 Y Cn+4	P	F3	2	Input	Input	0.0
8	0	L	0	S,	See Note 3	Q2 ¥ Q1	7	03	G	00010203	00010203	00010203
A	0	Ł	0	S ₁	See Note 4	F2 v F1	F	F3	G	See Note 5	See Note 5	See Note 5
С	0	L	R, AS, d Z = L R, AS, d Z = H		G v PCa	Cn+3 v Cn+4	P	13	Ğ	Sign Compare FF Output		Input
E	0	L	R, ^ S, d Z = L R, ^ S, d Z = H	R, v S, if Z - L	G v PCn	Cn+3 4 Cn+4	7	F3	2	Sign Compare FF Output	Input	Input

L = Low = 0. H = High = 1. V = OR. A = AND. Y = Exclusive OR

A0-3

B0-3

WE

PIN DEFINITIONS

SIOn.

\$103

significant and intermediate slices, and indi-

cates the conventional two's complament

overflow, OVR, signal at the most significant slice. Refer to Table 5 for an exact definition

An open-collector input/output pin which,

when High, generally indicates the Y0-3

outputs are all Low. For soma special functions, Z is used as an input pin, Refer to

Table 5 for an exact definition of this pin.

Bidirectional serial shift inputs/outputs for

the ALU shifter. During a shift-up operation,

SIO₀ is an input and SIO₃ an output. During a shift-down operation, SIO₃ is an input and

of this pio

Four RAM address inputs which contain

the address of the RAM word appearing

Four RAM address inputs which contain

the address of the RAM word appearing at the RAM B output port and into which

new data is written whan tha WE input

The RAM write enable input, If WE is Low.

data at the Y I/O port is written into the

RAM when the CP input is Low. When WE is High, writing data into the RAM

A four-bit external data input which can

at the RAM A output port.

and the CP input ara I ow

is inhibited.

DA0-3	A tour-bit external data input which can be selected as one of the MC2903 ALU operand sourcas; DAg is the least significant bit.	QIO ₀ ,	SIO _Q is an output. Refer to Tablas 3 and 4 for an exact definition of these pins. Bidirectional serial shift inputs/outputs for
ĒĀ	A control input which, when High, selects DA0_3, and, when Low, selects RAM output A as the ALU R operand.	QIO ₃	the Q shifter which operate like SIO ₀ and SIO ₃ . Refer to Tables 3 and 4 for an exact definition of these pins.
DB ₀₋₃	A four-bit external data input/output. Under control of the OEB input, RAM output port B can be directly read on these lines, or input data on these lines can be selected as tha ALU S operand.	LSS	An input pin which, when tied Low, programs the chip to act as the least significant slice (LSS) of an Mc2903 array and enables the Write output onto the Write/MSS pin, Whan LSS is tied High, the chip is programmed to operate as either an intermediate or most
ŌEB	A control input which, when Low, enables RAM output B onto the DB ₀₋₃ lines and,		significant slica and the Write output buffer is disabled.
	when High, disables the RAM output B three-state buffers.	Write/MSS	When LSS is tied Low, the Write output signal appears at this pin; the Write signal is Low
Cn	The carry-in input to the MC2903 ALU.		when an instruction which writes data into
ID-8	The nine instruction inputs used to select the MC2903 operation to be performed.		the RAM is being executed. When LSS is tied High, Write/MSS is an input pin; tying it High programs the chip to operate as an inter-
TEN	The instruction enable input which, when Low, enables the Write output and allows the Q Register and the Sign Compare flip-flop to be written. When IEN is High, the Write	Y0-3	mediate slice (IS) and tying it Low programs the chip to operate as the most significant slice (MSS). Four data inputs/outputs of the MC2903,
	output is forced High and the Q Register and Sign Compare flip-flop are in the hold mode.		Under control of the \overline{OEY} input, the ALU shifter output data can be enabled onto these lines, or these lines can be used as data inputs
Cn+4	This output generally indicates the carry-out of the MC2903 ALU. Refer to Table 5 for an exact definition of this pin.	0EV	when external data is written directly into the RAM.
Ğ/N	A multipurpose pin which indicates the carry generate, \overline{G} , function at the least significant and intermediate slices, and generally	UEY	A control input which, when Low, enables the ALU shifter output data onto the Y0-3 lines and, when High, disables the Y0-3 three-state output buffers.
	indicates the sign, N, of the ALU result at the most significant slice. Refer to Table 5 for an exact definition of this pin.	CP	The clock input to the MC2903. The Q Register and Sign Compare flip-flop are clocked on the Low-to-High transition of
P/OVR	A multipurpose \underline{pin} which indicates the carry propagate, \overline{P} , function at the least		the CP signal. When enabled by $\overline{WE}_{\mbox{\scriptsize F}}$ data is written in the RAM whan CP is Low.

PIN ASSIGNMENT

		_	7.7		١.	
0100		1	_	48	Þ	0103
EA	_	2		47	ь	83
DAO		3		46	b	82
DA ₁		4		45	Þ	81
DA ₂				44	þ	80
DA ₃				43		
I2		7		42	Þ	Io
13		8		41		
I4		3		40	ь	Write/MS
C _n				39	Ь	LSS
Cn+4	=	11		38	Ь	IEN
P/OVR				37	ь	WÉ
Gnd		13		36	ь	Vcc
G/N	q	14		35		
ÖEY	▭	15		34	ь	I6
YO				33	ь	17
Y1	ᅥ	17		32	Ь	IB
Y2	d	18		31	Ь	OĒ.
Y3				30	ь	A0
SIOo	ᅥ	20		29	ь	A1
S102	d	21		28	6	A2
z	d	22		27	ь	A3
DBO	ᅥ	23		26	ь	DB ₃
DB ₁						D8 ₂



MC2909 MC2911

MICROPROGRAM SEQUENCER

The MC2909 is a four-bit-wide address controller intended for sequencing through a series of microinstructions contained in a ROM or PROM. Two MC2909s may be interconnected to generate a twelve-bit address (4K words)

The MC2909 can select an address from any of four sources. They are: 1) a set of external direct inputs (D); 2) external data from the R inputs, stored in an internal register: 3) a four-word-deep push/pop stack; or 4) a program counter register (which usually contains the last address plus one). The push/pop stack includes certain control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs can be OR'ed with an external input for conditional skip or branch instructions and a separate line forces the outputs to all zeroes. The outputs are three state

The MC2911 is an identical circuit to the MC2909, except the four OR inputs are removed and the D and R inputs are tied together. The MC2911 is in a 20-pin 0.3" centers package

- · 4-Bit Slice Cascadable to Any Number of Microwords
- Internal Address Register
- Branch Input for N-Way Branches
- Cascadable 4-Bit Microprogram Counter
- 4 X 4 File with Stack Pointer and Push/Pop Control for Nesting Microsubroutines
- · Zero Input for Returning to the Zero Microcode Word . Individual OR Input for Each Bit for Branching to
 - Higher Microinstructions
- Three-State Outputs · All Internal Registers Change State on the Low-to-High Transition of the Clock

MAXIMUM RATINGS (above which the useful	
Storege Tampereture	-65°C to +150°C
Tempereture (Ambient) Under Bies	-55°C to +125°
Supply Voltage to Ground Potential	-0.5 V to +V _{CC} ma
OC Input Voltege	-0.5 V to +7.0 V
OC Output Current, Into Outputs	30 m/
OC Input Current	-30 mA to +5.0 m.

	ORDERING IN	ORMATION
Pankana	T	MC290

Package Type	Temperatura Renge	MC2909 Order Number	MC2911 Order Number
Molded DIP	0°C to +70°C	MC2909PC	MC2911PC
Harmetic OIP	0°C.to +70°C	MC2909LC	MC2911LC
Hermetic OIP	-55°C to +125°C	MC2909LM	MC2911LM
Hermetic Flet Pek	-55°C to +125°C	-	MC2911FM

TTL MICROPROGRAM SECUENCER










PLASTIC PACKAGE CASE 722

RE =	1		28	→ v _{cc}			
R3 =	2		27	□ CP			
R2 🗀	3		26	PUP			
R1 =	4		25	→ FE			
RO C	5		24	□ C _{n+4}			
OR ₃	6			— cո			
D3 🗀	7	MC2909	22	— আ			
OR ₂	a	MC2909	21	→ Y3			
D2 C	9		20	→ Y2			
OR,	10		19	□ Y1			
01 🗆	11		18	→ Y0			
OR _O	12		17	→ 81			
00 =	13		16	⇒ so			
Gnd =	14		15	Zero			


PIN ASSIGNMENTS

	_		_	1		
CP _	1		20	- PUP		
Vcc □	2	MC2911	19	in FE		
RE =	3		18	□ c _{n+4}		
D3 ==	4		17	⊐ c _n		
D2 ==	5		16	<u>⇒ 6</u> E		
D1 🖂	6	mc2#11	15	→ Y3		
D0 ==	7		14	→ Y2		
Gnd □	8		13	Þ ¥1		
Zero =	9		12	→ Y0		
so ⊏	10		11	□ 51		



The MC2911 is an IDENTICAL circuit to the MC2909, except the four DR inputs are removed and the D and R inputs are ted together The MC2911 is in a 20-pin Duslini Line package. See Figure 11.

MICROPROGRAM SEQUENCER



ARCHITECTURE OF THE MC2909/MC2911

The MC2909/MC2911 are bipolar microprogram sequencers intended for use in high-speed microprocessor applications. The device is a cascadable 4-bit silice such that two devices allow addressing of up to 256-words of microprogram and three devices allow addressing of up to 4K words of microprogram. A detailed logic dia grain is shown in Figure 1.

The device contains a four-input multiplexer that is used to select either the address register, direct inputs, microprogram counter, or file as the source of the next microinstruction address. This multiplexer is controlled by the SO and S1 inputs.

The address register consists of four D type, edgetriggered flip-flops with a common clock enable. When the address register enable is Low, new data is entered into the register on the clock Low-to-fligh transition. The address register is available at the multiplexer as a source for the next microinstruction address. The direct input is a 4bit field of inputs to the multiplexer and can be selected as the next microinstruction address On the MC2911, the direct inputs are also used as inputs to the register. This allows an N-way branch where N is any word in the microcode.

The MC2902/MC2911 contains a microprogram counter (µPC) that is composed of a 4-bit incrementer followed by a 4-bit register. The incrementer has carry-in (Cn) and carry-out (Cn+4) such that cascading to larger word lengths is straightforward. The µPC can be used in either of two ways. When the least significant carry-in to the incrementer is High, the microprogram register is loaded on the next clock cycle with the current Y output word plus one (Y + 1 → µPC). Thus sequential micro instructions can be executed, If this least significant Cn is Low, the incrementer passes the Y output word unmodified and the microprogram reigster is loaded with the same Y word on the next clock cycle (Y -+ µPC). Thus, the same microinstruction can be executed any number of times by using the least significant Cn as the control

The lest source available at the multiplexer input is the 4 X 4 file (stack). The file is used to provide return eddress linkage when executing microsubroutines. The file contains a built in stack pointer (SP) which always points to the last file word written. This ellows stack reference operations (looping) to be performed without a push or point.

The stack pointer operates as an up/down counter with separate push/pop and file enable inputs. When the file enable inputs when the file enable input is Low and the push/pop input is High, the Push operation is enabled. This causes the stack pointer to increment and the file to be written with the required return linkege—the next microinstruction address following the subroutine jump which initiated the Push.

If the file enable input is Low end the puth/pop control is Low, e Pop operation occurs. This implies the usage of the return linkage during this cycle and thus a return from subroutine. The next Low-to-High clot transition causes the stack pointer to decrement. If the file enable is High, no action is taken by the stack pointer regardless of any other input.

The steck pointer linkege is such that any combinetion of pushes, pops, or stack references can be achieved. One microinstruction subroutine can be performed. Since the stack is four words deep, up to four micro-subroutines can be nested.

The $\overline{Z_{PO}}$ input is used to force the four outputs to the binary zero state. When the $\overline{Z_{PO}}$ input is Low, all Y outputs are Low regardless of any other inputs (except \overline{OE}). Each Y output bit elso hes a separate OR input such that e conditional logic one can be forced at each Y output. This ellows jumping to different microinstructions on progressmed conditions.

The MC290g/MC2911 feature threa-tast Y output. These are be perclusively useful in military design requiring external Ground Support Equipment (GSE) to provide automatic checkout of the microprogram to provide automatic checkout of the microprogram The internal control can be placed in the high-impedence state, and preporgrammed sequences of microinstructions can be executed vie external access to the control ROM/PROM.

OPERATION OF THE MC2902/MC2911

Table 4 liss the select codes for the multiplexer. The two bits applied from the microward register (and additional combinational logic for branching) determine which date source contains the address for the next micropinitruction. The contents of the selected source will experient the Vootputs Table 4 also shows the truth table for the output control and for the control of the purplyop stack. Table 5 shows in detail the effect of S0, S1, FE and PUP on the MC2909. These four signals define what address appears on the Vootputs and what



the state of all the internal registers will be following the clock Low-to-High edge. In this illustration, the micro-progrem counter is assumed to contain initially some word J, the address register some word K, and the four words in the push/pop steck contain R_g through R_d.

Table 6 illustrates the execution of a subroutine using the MC2890 r The configuration of Figure 3 is assumed. The instruction being executed at any given time is the one constained in the microword register (LWR). The contents of the JWR also controls (indirectly, perhaps) the four signals 50, 51, FE, and PUP. The starting action of the subroutine is applied to the D inputs of the MC2899 at the appropriate time.

In the column on the left is the sequence of micro-instructions to be secured. At address 3-2, the sequence control portion of the microinstruction contains the command "June for the subroutine 4". At the time "2, this instruction is in the JWR and the MC2999 inputs are step to execute the jumps and seve the return address. The subroutine address A is applied to the D inputs from the JWR and observe on the Y output. The first instruction of the subroutine, I(A), is accessed and is at the imput of the JWR. On the next close the sitistion, I(A) is approximately approximat



Product Preview

MICROPROGRAM CONTROLLER

The MC2910 Microprogram Controller is an address sequencer intended for controlling the sequence of execution of microinstructions stored in microprogram memory. Besides the capability of sequential access, it provides conditional branching to any microinstruction within its 4096-microword range. A last-in, first-out stack provides microsubroutine return linkage and looping capability; there are five levels of nesting of microsubroutines. Microinstruction loop count control is provided with a count capacity of 4096

During each microinstruction, the Microprogram Controller provides a 12-bit address from one of four sources: 1) the microprogram address register, µPC, which usually contains an address one greater than the previous address; 2) an external (direct) input, D: 3) a register/counter, R, retaining data loaded during a previous microinstruction; or, 4) a five-deep last-in, first-out stack, F.

Twalva Rits Wida

Address up to 4096 words of microcode with one chip. All internal elements are a full 12 bits wide.

e Internal Loon Counter

Pre-settable 12-bit down-counter for repeating instructions and counting loop iterations.

Four Address Sources

Microprogram address may be selected from microprogram counter, branch address bus, five-level push/pop stack, or internal holding register

Sixteen Powerful Microinstructions

Executes 16 sequence control instructions, most of which are conditional on external condition input, state of internal loop counter, or both,

Output Enable Controls for Three Branch Address Sources Built-in decoder function to enable external devices onto branch address bus. Eliminates external decoder.

· All Ragistars Positiva Edge-Triggerad Simplifies timing problems. Eliminates long setup times.

· Fast Control from Condition Input

Delay from condition code input to address output only 27 ns typical.

TTL

MICROPROGRAM CONTROLLER



AMIC PACKAGE CASE 734

PIN ASSIGNMENT


40 03

20 H Y2

Y5	ㅁ	э	38		02	
05	\overline{a}	4	37	\vdash	Y2	
VECT		5	36		01	
PL		6	35		Y1	
MAP		7	34	Þ	00	
13		8	33	Þ	Υ0	
12		9	32	Þ	CI	
Vcc		10	31	Þ	CF	
I1		11	30	Þ	Gnd	
10		12	29	Þ	DE	
CCEN		13	28	Þ	Y11	
cc		14	27	ь	011	
RLO		15	26	Þ	Y10	
Full		16	25	Þ	010	
06		17	24	Þ	Y9	
Y6		18	23	P	09	
0.7	-	10	22	ь	V0	

OROERING INFORMATION					
Package Type	Temperatura Renge	Order Number			
	-00-				

FIGURE 1 - BLOCK DIAGRAM





MC2918

OUAD D REGISTER WITH STANDARD AND THREE-STATE OUTPUTS


New Schottky circuits such as the MC2918 register provide the design engineer with additional flexibility in system configurationespecially with regard to bus structure, organization, and speed, The MC2918 is a quadruple D-type register with four standard totem pole outputs and four three-state bus-type outputs. The 16-pin device also features a buffered common clock (CP) and a buffered common output control (OE) for the Y outputs Information meeting the setup and hold requirements on the D inputs is transferred to the Q outputs on the Low-to-High transition of the clock.

The same data as on the Q outputs is enabled at the three-state Y outputs when the "output control" (OE) input is Low, When the OE input is High, the Y outputs are in the high-impedance state.

The MC2918 register can be used in bipolar microprocessor designs as an address register, status register, instruction register or for various data or microword register applications. Because of the unique design of the three-state output, the device features very short propagation delay from the clock to the Q or Y outputs. Thus, system performance and architectural design can be improved by using the MC2918 register. Other applications of MC2918 register can be found in microprogrammed display systems, communication systems and most general or special purpose digital signal processing equipment

FEATURES

- Advanced Schottky Technology
- · Four D-type Flip-flops
- · Four Standard Totem Pole Outputs
- · Four Three-state Outputs
- . 75 MHz Clock Frequency
- 100% Reliability Assurance Testing in Compliance With MIL-STD-883



TTI OUAD D REGISTER WITH STANDARD AND THREE-STATE OUTPUTS



LSUFFIN

CERAMIC PACKAGE

CASE 620

PLASTIC PACKAGE CASE 648

PIN ASSIGNMENT

		<u> </u>		
10	00	Vcc	— 15	
2 -	QO	D3	— 15	
3 🗖	YO	Q3	— 14	
4 -	01	Y3	— 13	
5 🖂	Q1	02	- 12	
60	Y1	02	-11	
7.00	DE	Y2	10	
	God	CP	ь.	

ORDERING INFORMATION

Type	Temperature Range	Number
Molded DIP	0°C to +70°C	MC291aFC
Hermetic DIP	0°C to +70°C	MC2918LC
Hermetic DIP	-55°C to + 125°C	MC2918LN
Hermetic Flat	-58°C to +125°C	MC2918FN



MC29100/MC82100 MC29101/MC82101

(DUAL MARKED)

Product Preview

FIFT D PROGRAMMARI E LOGIC APPAY

The MC29100/MC82100 (three-state outputs) and the MC29101/ MC82101 (opan collector outputs) are bipolar progremmable logic errays, containing 48 product terms (AND terms) and 8 output functions. Eech output function can be progremmed either true active-High (Fp), or true active-Low (Fo). The true state of the output functions is controlled via an output sum (OR) matrix by a logical combination of 16-input variables, or their complements un to 48 terms

Both devices are field-programmable, which means that custom patterns are immediately available by following an appropriete fusing procedure

The MC29100 and MC29101 ere fully TTL compatible and include a chip-eneble clocking input for output de-skewing end inhibit. They feeture either open collector or three-state outputs for eese of expansion of product terms end/or input veriables.

FEATURES

- Field Programmable (Ni-Cr Link)
- Input Variables 16
- Output Functions 8
- Product Terms 48
- Address Access Time 50 ns. Meximum
- Power Dissipation 600 mW. Typicel
- Input Loading (-100 μA), Meximum
- Output Option:

Three-State Outputs -MC29100/MC82100 Open Collector Outputs - MC29101/MC82101

- Output Disable Function: Three-State - Hi-Z Open Collector - Hi
- Ceremic DIP

APPLICATIONS

- Large Reed Only Mamory
- Microprogramming
- Random Logic
- Address Mapping
- Coda Conversion
- Character Ganeretors
- Peripherel Controllers
- Seguential Controllers

- Look-Up and Decision Tebles

This is advance information and specifications are subject to change without notice.

TTL

FIELD PROGRAMMARI F LOGIC ARRAY

(16 × 8 × 48 FPLA)

L SUFFIX CERAMIC PACKAGE **CASE 733**



PIN ASSIGNMENT


FE C	,0	28	b vcc
17	2	27	- ta
16 🖂	3	26	I 19
15 □	4	25	Þ 110
14 🗀	8	24	□ I11
13 C	6	23	□ I12
12 🗀	7	22	□ I13
11 🖂	a	21	D 114
10 ==	8	20	□ I15
F7 🗀	10	19	□ Œ
F6 🖂	11	18	□ F0
F5 🖂	12	17	□ F1
F4 🗀	13	16	□ F2

ORDERING INFORMATION

15 D F3

Gnd - 14

Temperature Range	Device	Device
0°C to +70°C	MC29100LC MC82100LC	MC29101LC MC82101LC
-55°C to +125°C	MC29100LM	MC29101LM



TRUTH TABLE


Let $P_n = \Pi_0^{15} (k_m I_m + i_m \overline{I_m}); k = 0, 1, X (Don't Care)$ $n = 0, 1, 2, \dots, 47$

where

unprogrammed state: $j_m = k_m = 0$ programmed state: $j_m = \overline{k}_m$ $S_r = t(\Sigma_0^{47} P_n)$; r = p = 0, 1, 2, ..., 7

	Mode	Pn	CE	Fp	Fp	S, = f (Pn)
ı	Disabled (MC29101/ MC82101)	×	1	1	1	×
	Disabled (MC29100/ MC29100)			Hi-Z	Hi-Z	
	Read	1	0	1	0	Yes
		0	0	0	1	
		×	0	0	1	No

FPLA TYPICAL LOGIC PATH



NOTE: For each of the 8 outputs, either the function Fp (active High) or Fp (active Low) is evelleble, but not both. The required function polarity is user-programmable via fuse (5).

P_n = 10T1T213 . . T_m S_r = P0 + P1 + P2 + . . . P_n

 $\begin{array}{lll} S_f = F_0 \circ F_1 \circ F_2 \circ \dots F_n \\ F_p = (\overline{CE}) + (S_f) = (\overline{CE}) + (F_0 \circ F_1 \circ F_2 \circ \dots F_n) & \text{with } S = Short \\ F_p = (\overline{CE}) + (S_f) = (\overline{CE}) + (F_0 \circ F_1 \circ F_2 \circ \dots F_n) & \text{with } S = Open \\ \end{array}$



MC10800

INTRODUCTION

The MC10800 4-Bit ALU Slice is an LSI building block for digital processors. This circuit performs the necessary logic and arithmetic functions required to execute the various machine instructions. Each part is 4 bits wide and is "sliced" parallel to data flow. The MC10800 is fully expandable to larger word lengths by connecting riciuits in parallel and features three input/output data ports for maximum system flexibility.


The 4-Bit ALU Slice as shown in the block diagram below contains latch/mask logic, ALU, shift network, accumulator, and bus control logic in a single bipolar circuit. Seventeen select lines are used to control all operations within the part.





INPUT/OUTPUT DIAGRAM

Case 725-01






TABLE OF CONTENTS

		rage
1,	Introduction	. 1
11,	System Overview	. 3
III.	Table of Pin Designations	. 4
VI.	Architectural Description	. 5
٧.	Functional Description	
	A. Select Line Operation	. 8
	8. ALU Logic Function Set	
	C. ALU Arithmetic Function Set	
	D. Data Routing Function Set	
VI.	Electrical Parameter	. 15
	A. D.C. Parameter	
	B. A.C. Parameter	
	C. Waveforms	
	D. Test Configurations	
VII.	Package Information	. 20

IMPORTANT FEATURES

- Powerful ALU
 a. Full binary and 8CD arithmetic.
 - a. Full binary and 8CD arithmetic.
 - b. A and Ø input data words treated equal.
 c. All logic functions.
- d. Internal lookahead carry with propagate and
- generate outputs,
 2. Internal shift network.
- a. Left and right logic shift.
- b. Sign protect for arithmetic shift,
- Versatile bus structure,
 Master-slave accumulator for temporary storage,
- Master-slave accumulator for temporary storage.
 Interfaces with MECL 10,000 register file circuits.
- 6. All necessary status outputs: overflow, zero detect,
- carry out, and sign bit.

 7. Parity outputs for binary operations,
- 8. Full masking of Ø bus to A bus is provided in the latch/mask network.
- Each part is 4 bits wide and the circuits can be operated in parallel to form any word size in increments of 4 bits.

M10800 LSI FAMILY DEVICES:

P/N	Description
MC10800	4-Bit ALU Slice
MC10801	Microprogram Control Function
MC10802	Timing Function
MC10803	Memory Interface Function

COMPATIBLE MOTOROLA MECL MEMORIES:

er File

MCM10143	8 x 2 Multiport Regist
MCM10144	256 x 1 RAM
MCM 10145	16 x 4 R AM
MCM10146	1024 x 1 RAM
MCM10147	128 x 1 RAM
MCM10149	256 v 4 PROM

COMPATIBLE LOGIC:

ECL 10,000: 100 Circuits, Industry-wide

ABSOLUTE MAXIMUM RATINGS (see Note 1)

RATING	SYMBOL	VALUE	UNIT
Supply Voltage (V _{cc} = 0)	V _{EE} V _{TT}	-8 to 0 -4 to 0	Vdc Vdc
Input Voltage Std (V _{cc} = 0) Bus	V _{in}	0 to VEE Note 2	Vdc Vdc
Output Source Cont Current Surge	10	< 50 <100	mAdc mAdc
Storage Temp.	T _{stg.}	-55 to +150	°C
Junction Temp.	Ti	165	°C

NOTE: 1, Permanent device damage may occur if absolute maximum ratings are exceeded, Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device realiability.

NOTE: 2. Input voltage limit is V_{CC} to -2 Volts when the bus is used as an input and the output drivers are disabled.



SYSTEM OVERVIEW

Certain basic functional building blocks, as shown in Figure 1, are characteristic of high performance processors. These building blocks can be resolved into LSI circuits which, by proper use of control memory programming and circuit function select lines, will fit a MIGBOD family of LSI processor circuits is designed to provide these functional blocks and not limit the final system to any given system size or architecture.


The ALU block in Figure 1 is filled by the MC10800 ABIR ALU Slice. This circuit combines the mask logic, ALU, shift network, and accumulator to give a very powerful function set. In addition, the data routing paths and data I/O ports allow numerous options when configuring a system. When designing with the MC10800 function set it is possible to accomplish a sellige base configuration of the configuration of the paths of the configuration of the c

In the M 10800 Family, the register file has been made a separate block from the ALU, because modern systems use a wide range of register file sizes – varying between 4 and 256 working registers. With high speed MECL parmitted to speelfy the optimum register file size and configuration for his particular system. Storage registers are available in the MC10801 Microprogram Control Function and MC10003 Mimory Interale Function for speelal parrises functions such as instruction register, stack pointer.

Virtually all modern computers use a microprogrammed instruction set. Microprogramming permits emulating machines, updating systems by increasing capability, modifying systems to meet specific counters required updates to the system of the

One of the penalties normally paid to gain the advantages of microprogramming is system speed. Each processor instruction requires several microprogram steps. The Microprod M10000 LSI family makes use of MECL 10,000 circuit technology and interleging to attain fast microprogram cycle times. In addition, other features of the family future in addition, other features of the family future in addition, other interpretations of the family future in addition, other microprogram steps per system instruction. With the M10000 bipoler LSI family, it is possible to build fast microprogramment systems which outperform dedicated hardwised systems which outperform dedicated hardwised systems using a slower technology.

FIGURE 1 - MICROPROGRAMMED PROCESSOR



The Control Memory block in Figure 1 is a separate servition of the system, best selected by the designer, where or the service or program storage included on the LSI circuits results in design constraints. Microprogram storage can vary up to several thousand words, depending on watem complexity, and is best built with individual MECL PROMs such as the MCM10146, or MECL RAMs such as the MCM10146 or MCM10146.

Any processor system must have access to external information from such sources as main memory, peripheral and bulk storage. In the MIDBOD Family this chore is handled by the MIDBOD Memory Interface Function. This circuit is 4 bits wide and contains the necessary memory data and address storage. In addition, such are registers and an ALU for performing the various modes of memory addressing.

The MC10802 Timing Function ties the other function blocks together. This part provides the various clock phases as needed and makes it easy to interface to a manual test or control panel. As with other parts in the M10800 Family, the MC10802 is fully programmable for maximum system flexibility.

The Motorola M 10800 circuits interface directly with all parts in the MEC L 1,0000 family. This provides a port of the MEC MSC mornies, It allows special hardware functions to be constructed for maximum system performance. MEC L 10,000 MSC icruits can be used to multipart status inputs for branch conditions, format priority interrupts, and build high speed array multipliers.

Versatility is a main point of the M10800 Family. The block diagram in Figure 1 is intended to illustrate the purpose of the various LSI functions and not restrict the designer to any particular system configuration or application.



PIN ASSIGNMENTS

Pin Designation	Pin Number	Description
A0 A1 A2 A3	29 32 34 30	Data Bus A — LSB Input Data Bus A — NLSB Input Data Bus A — NMSB Input Data Bus A — MSB Input
ØB0 ØB1 ØB2 ØB3	23 22 21 20	Output Bus – LSB I/O Output Bus – NLSB I/O Output Bus – NMSB I/O Output Bus – MSB I/O
180	13	Input Bus – LSB I/O
181	14	Input Bus – NLSB I/O
182	15	Input Bus – NMSB I/O
183	16	Input Bus – MSB I/O
AS0	37	Y Input Mux — Select Input
AS1	38	Y Input Mux — Select Input
AS4	39	Increment/Decrement by 2 — Select Input
AS2	40	X Input Mux – Select Input
AS3	35	X Input Mux – Select Input
AS5	33	Output Bus Control & A Input Mux Select Input
AS6	31	Output Bus Control & A Input Mux Select Input
AS10	41	Add/Subtract — Select Input
AS11	42	Binary/BCD — Select Input
AS12	43	Arithmetic/Logic Mode — Select Input
C _{in} C _{out} PG GG OF PC PR ZD	44 3 5 4 6 2 10	Carry Input Carry Output Group Propagate Output Group Propagate Output Overflow Output Parity of Carries Output Parity of Result Output Zero Detect
AS7	45	Shift Network — Source Select Input
AS13	47	Shift Network — Function Select Input
AS14	46	Shift Network — Function Select Input
R4	9	Shift Network — MSB I/O
R-1	8	Shift Network — LSB I/O
AS9	19	Accumulator Mux & Input Bus Control — Select Input
AS15	1B	Accumulator Mux & Input Bus Control — Select Input
ASB	28	Input Bus Driver Enable Input
CLK AS16 (LC) VEE VEE VTT	27 26 1 24 25	Accumulator — Clock Input Output Bus Latch — Clock Input —5.2 Volt Supply —5.2 Volt Supply —2.0 Volt Supply
VTT VCC VCC VCCO VCCO	48 12 36 7	-2.0 Volt Supply Ground Ground Ground Ground
***************************************	17	Ground



ARCHITECTURAL DESCRIPTION


Data enters and exits the MC10900 4-8it ALU Slice through the Ab to, Opture (6 bus), and Input (1 bus) as shown in Figure 2. The 9 bus and 1 bus are bidirectional, while the Ab bus is an input port only. These ports are each 4 bits wide requiring that MC10900b be operated in parallel for larger word lengths, single bid tala paths Cip, Court, R-1, and R4 are used to interconnect parallel MC10900b. The circuit controlled by the latch clock (IC) and the accumulation controlled by the latch clock (IC) and the accumulation controlled by the latch clock (IC) and the accumulation controlled by the latch clock (IC) and the accumulation controlled by the latch clock outputs and are used for record level look-shared carry or for generation of prosessor condition codes. The individual blocks and I/O terminals in Figure 2 are described below.

Latch/Mask Network

The latch/mask network controls data to one input port of the Arithmetic Logic Unit. The holding latch is positioned to provide temporary storage for data entering through the Output Bus port. The latch clock input (LC) controls the latch operation. When not latched, data ripples through the latch and need not be clocked.

For microprocessor and microcontroller applications, it is desirable to be able to mask data entering a machine. The latch/mask network incorporates this feature. By using the mask select lines, it is possible to mask data on the Output Bus with the A Bus using the logic AND and logic OR functions.

FIGURE 2 – 4-BIT ALU SLICE – MC10800 DATA STATUS AND CLOCK





Arithmetic Logic Unit

The Arithmetic Logic Unit (ALU) combined with the latch/main kenvok has the capability of performing logic operations, binary arithmetic, and BCD arithmetic on combinations of one, two, or three variables. These variables are the A bus, couput bus latch, and accumulation. Variables are treated equally in both binary and BCD formats (A bus minus a bus and a bus minus A bus). BCD arithmetic operations are incorporated internally within the ALU and the BCD functions of concommunities with many concommunities.

The ALU incorporates a 9's complement circuit to generate the necessary BCD complement function. The 9's complementer is used with BCD subtract and 9's complement instructions and the circuit is automatically enabled when these functions are selected.

The ALU section of the 4-Bit Silice psovides the logic for overflow and carry out. Overflow provides the hoto; complement overflow of binary addition and subtraction. Overflow is also generated in the shift network and is the exclusive OR of the MSB and MMSB during a shift left operation. Carry out functions for both binary and BCD operations. If second level look-head carry is not used, the carry out of one 4-Bit Silice is connected to carry in of the following slice circuit for ripide carry.

The ALU generates the group propagate, group generate, and parity of carry outputs. Group propagate and generate are used for external look ahead carry between 4-81 isclice circuits. The propagate and generate outputs of part at with both BCD and binary functions. Parity of carries is used for arithmetic error checking and its generated by the exclusive Offing of Gipt, carry from the LSB, and carry from the NLSB, and

Shift Network

The shift network following the ALU performs the data shift operations within the 4-Bit Slice. Select lines to the shift network control shift left, logic shift right, arithmetic shift right, and ripple through.

The arithmetic shift right provides sign protection for arithmetic shift operations, Only NSB is affected during an arithmetic shift right (towards the LSB), the most significant bit is repeated, R-1 and Rel inpul/dustput are brought out and are used for shift expansion when interconnecting 4-bits Silice circuits. The zero detect is derived from the shift network outputs and detects the binary or EOD all zero state. Parity or least list also generated in the shift network. This output, used for parity checking, is generated by exclusive-Ofling the shift procedure.

Input Bus Control

The input bus control manipulates the source of data to the Input Bus port. The input bus can receive data from either the shift network or the accumulator. In addition, this control circuit can inhibit data from being routed to the input bus. This allows the input bus to enter data into the accumulator or to be used for other system functions not related to the 4-Bit Slice.

Accumulator/Multiplexer

The matter-size accumulator provides for high speed iterative computer operations. These can includer repeated and with accumulated sum, multiply, divide, and multiples abilit operations. A multiplexer circuit refeed the accumulator from one of three possible sources as controlled by select lines. These sources are the results of the skiff network, the input bus, or the output bus. A fourth condition inhalble the accumulator clock and stored data is retained. Data is entered on the rising (V_{QL} to V_{QR}) clock edge.

Output Bus Control

The output bus control section distributes the output of the accumulator to various points in the 4-Bit sice. Select lines route the accumulator to either the A input multiplexer or to the output bus. In addition, the accumulator can be routed to the ALU for mask and compare type operation. A fourth state of the output bus control inhibits the accumulator from going to any of the three above destinations.

A Input

The A input consists of four pins, AQ, AJ, A2, and A3, which serve as input data paths to the arithmetic logic unit. These inputs are designed to operate in a negative logic data format with a MECL VQL being a logic 1. Because of the BCD functions, the 4-Bit Silice does not directly accept both positive and negative logic formats. The inputs are designated with AO as the least significant of a 4D bits in the circuit and A3 as the most significant of a 4D bits in the circuit and A3 as the most significant of the circuit an

Output Bus

The output bus consits of four terminals, 880 through 883, which function as both data inputs and data outputs. As with the A input, the output bus pins are in negative logic and 880 is the least significant bit in negative logic and 880 is the least significant bit in the part. The output bus when used as an input is round to the holding latch, and accumulator multiploxer. As an output port, these terminals are used to connect an accumulation of the output bus as shown in Faurer 2.

Input Bus

The input bus consists of four terminals, IBD through IBJ, which function as both data inputs and data outputs. As with the A buffer and the output bus, the input bus pins are in negative logic and IBO is the least significant bit within the part. The input bus when used as an input is contect to the accumulator. As an output port, there contect to the accumulator. As an output port, there accumulator or shift network results to the input bus as shown in Figure 1.



Carry In

Carry in, C_{In}, is used to interconnect 4-Bit Slice circuits in a system. For ripple carry, carry in is connected to carry out of the preceding 4-Bit Slice, When look-ahead carry is incorporated, the carry in is connected to the look-ahead carry look.

Carry in is only used for arithmetic operations and has no effect on any logic operation. The carry in functions for both binary and BCD arithmetic operations. Carry in operates in a negative logic mode with Vol being a logic 1.

Carry Out

Carry out, C_{OUT}, signals that the calculated value within the ALU has exceeded the maximum capacity of the four ALU output lines. Any binary total over count 15 (1111) or BCD total over count 9 (1001) results in a carry out. When ripple carry is used, carry out is connected to carry in of the following 4-Bit Slice.

Shift Interconnects R-1 and R4

R.1 and R.4 are provided to interconnect 4.81th Silea circuists for thirt operation, R.1 and R.4 function is so both inputs and outputs depending on the shift direction. For a shift left (roward the MSB. For all logic shift right R.1 is an output for the MSB. For a logic shift right R.1 is an output for the LSB and R4 is an input to R3. MSB is also connected to R4 during a no shift operation and during an arithmetic for significant control of the shift of the shift of the control of the shift operation and the shift of the R1 and R4 are had at a negative logic 1 so the shift interconnects can function as inputs using the MECL emitter dot. See Table 1.

TABLE 1

	I/O FUN	CTION
SHIFT OPERATION	R-1	R4
Shift Left No Shift Logic Shift Right Arithmetic Shift Right	Shift Input Not Used Shift Output Shift Output	Shift Output MSB Output Shift Input MSB Output

Group Propagate and Group Generate

The group propagate, PC, and group generate, GG, outputs are used in conjunction with external look-alead carry logic for faster system operation. Using this technique, the carry in legislat to the 48th Slice circuits are generated faster than with ripole carry. The prosagate output goes to the logic I when the maximum number value occurs on the AL output of the Contraction. The Policy of the Contraction. For binary functions, generate occurs with any value of 18 (10000) or larger and for 8CD functions any number value of 10 (10000) or larger.

Group propagate and group generate outputs are used only for arithmetic operations in a system to allow faster generation of carry in signals. They serve no function for ALU logic operations.

Overflow OF

Overflow is used only with two's complement arithmetic and shows that the maximum system word or byte value has been exceeded. In a system, only the overflow output from the 4-Bit Slice operating on the most sionificant bits of the data word is used.

In addition to overflow caused by an ALU operation, it is possible to have overflow as a result of a shift left (toward the MSB) in the shift network. This happens when the sign bit is changed as a result of the shift left operation.

Normally the overflow of the ALU and shift network are ORed together so that either causes an overflow condition. The exception to this occurs when the accumulator is routed to the shift network inputs. At this time, the ALU overflow is inhibited from the OF output. Overflow is not used with BCD arithmetic.

Zero Detect ZD

Zero detect signals the all zero condition (0000) at the output of the shift network. Zero detect functions for logic operations, binary arithmetic, and BCD arithmetic operations within the ALU. By having the zero detect at the output of the shift network, it is possible to detect zero status after a shift has been performed. Zero detect is defined by the following equation:

7D = R0.R1.R2.R3

where $\overline{\text{R0}}$ through $\overline{\text{R3}}$ are the internal outputs from the shift network.

Parity Outputs PAR CAR and PAR RES

Parity bits are used to detect system errors in data handling. With a single parity bit, it is possible to detect a single bit error or any combination of an odd number of bit errors.

For parity checking binary arithmetic operations, two parity points are generated in the MECL 4-Bit Slice. These are parity of carries (PAR CAR) and parity of results (PAR RES), Parity of carries is the parity of the individual bit carries internal to the slice.

PAR CAR = C IN⊕ CO⊕ C1⊕ C2

Parity of results is the parity of the individual result bits at the output of the shift network.

PAR RES = R0@ R1@ R2@ R3

Accumulator Clock CLK


The accumulator is constructed of master-slave flip flops and must be clocked to change stored data. As is characteristic of MECL flip flops, the accumulator is clocked on the positive going (V_{OL} to V_{OH}) clock edge. At that time, data on the accumulator inputs is transferred to the accumulator outputs.

Signals on the accumulator inputs can change at any time with the clock input at either logic state and not change accumulator outputs. The only restriction on changing accumulator inputs is during the set up and hold time near the positive going clock edge.



Latch Clock AS16

Latch clock AS16 controls the storage of data in the holding latch on the output bus. When the latch clock is at V_{IH} data ripples through the latch, interconnecting the output bus with the ALU inputs. When AS16 is at V_{OL} data is stored in the latch and latch outputs are not affected by any changes in information on the output bus.



SELECT LINE OPERATION

Y Input Mux Select Inputs ASO and AS1

ASO and AS1 control the source of data to the Y-Input mux of the ALU. These select lines allow selection of either the A Input Mux, the output bus, all logic 0 or all logic 1 bits. Table 2 illustrates the operation of these two select lines.

The ALU Y input is also the port for entering accumulator data into the ALU. This is accomplished by setting ASO and AS1 to a logic 0 and enabling the accumulator with As5 and AS6 as described in Table 4 and Table 5.

TABLE 2

AS0	AS1	ALU Y INPUT
0	0	LOGIC 0
0	1	OUTPUT BUS LATCH
1	0	A INPUT MUX
1	1	LOGIC 1



Increment/Degrement by 2 Select Input AS4

Select line AS4 is used to give the MECL 4-Bit Slice an incomment or decrement by 2 function capability. When this input is held at a logic 1 1VO_{C} it has no effect on the circuit. When at a logic 0, it is used with AS9 and AS1 to force a code 0010 (plus 2) or 1110 kminus 2) on the Y input of the ALU. In a system, this input attention that the AB4 Slice operating on the least significant bits in a word or byte staing on the least significant bits in a word or byte significant bits in a word or byte supplementation in a word or byte such constants as 2, 22, 34, 512, 544, 546, etc. AS4 operation with AS9 and AS1 is shown in Table 3.

Output Bus Control and

A Input Mux Select Inputs AS5 & AS6

Select lines ASS and ASS control the destination of the accumulation output. The accumulation could not never the five locations in the MECL 4-Bit Siles. Three locations, the output but, the ALU A linut, the ALU ACC injust are controlled by ASS and ASS. A fourth state of ASS and ASS inhibits the accumulator from any of these three destination. Other destinations for the accumulator are the input bus a described in the section on ASI and ASIS and to the shift network inputs as controlled by ASY, (Table 9 and Table 11).

When drivers to the output bus are not enabled by ASS and ASS, they are forced to a logic 1 (VO_L) so this bus can take advantage of the MECL emitter dotting. The accumulator input to the ALU requires a logic 0 when not used as a data input.

AS5-AS6 enables the accumulator on the e Bus. The MC10800 can simultaneously output the accumulator contents onto the system e Bus and input the accumulator contents to the e Bus port of the ALU. Only external data on the e Bus is ANDed to the accumulator contents when AS5-AS6 is selected.

The MC10B00 A bus terminals are input only and AS5 and AS6 select either the A bus inputs or the accumulator to the ALU A input.

Logic State ASS-ASS operates in conjunction with ASO and AS1 to enter data into the ALU Y input. The output of the Y-input mux is logically ORed to the accumulator ALU input. Table 5 illustrates the operation of these select lines.

X Input Mux Select Inputs AS2 and AS3

Select lines AS2 and AS3 control the data path to the other ALU input. (K input.) These lines can select either the A bus or the output bus. In addition, AS2 eril AS3 provide masking capability within the 48th Steet. These select lines control the logic functions — (A bus OR # bus) and (A bus AMD = bus). This allows any bit or bit bus) and (A bus AMD = bus). This allows any bit or bit bus) and (A bus AMD = bus). This allows any bit or bit on the control of the contro

TABLE 3

AS4	ASO AS1		ALU Y INPUT
1	TABLE 2		OETERMINEO BY ASO, AS1
0	0	0	PLUS 2 (0010) MINUS 2 (1110)

The combinations AS0- $\overline{AS1}$ - $\overline{AS4}$ and $\overline{AS0}$ - $\overline{AS1}$ - $\overline{AS4}$ are not normally used. AS0- $\overline{AS1}$ - $\overline{AS4}$ -results in Y0 = logic 0, Y1 = logic 1, Y2 = A2, and Y3 = A3. $\overline{AS0}$ - $\overline{AS1}$ - $\overline{AS4}$ -results in Y0 = logic 0, Y1 = logic 1, Y2 = $\overline{BS2}$, and Y3 = $\overline{BS3}$.

TABLE 4

TABLE 9				
AS5	AS6	ø BUS	A IN MUX	ALU
0	0	Ø BUS	A BUS	0
0	1	Ø BUS	A BUS	ACC
1	0	ACC-B BUS	A BUS	0
1	1	Ø BUS	ACC	0

TABLE 5

AS5-AS6	AS0	AS1	ALU Y INPUT
0	TAB	LE 2	Determined by AS0, AS1
1	0	0	ACCUMULATOR
1	0	1	ACC OR Ø BUS
1	1	0	ACC OR A MUX
1	1	1	LOGIC1

TABLEC

A\$2	AS3	ALU X INPUT
0	0	A MUX ANO 6 BUS
0	1	₫ BUS
1	0	A MUX
1	1	A MUX OR # BUS



Add/Subtract and Binary/BCD Select Inputs AS10 and AS11

Select line AS10 and add/subtract control enables the complementer. During the add mode the Xin, data is passed directly through, and during the subtract mode the data is complemented. The complement function is also modified by AS11. The 9's complement is generated for BCD subtract, and data is inverted (1's complement) for binary subtract.

If the ALU is in the logic (Exclusive-OR) mode the complementer is used to selectively invert the X_{in} data. AS11 should be set to the binary mode, and AS10 is used to control inversion of the data.

Arithmetic/Logic Mode Select Input AS12

AS12 is the mode control for the 4-Bit adder. This input determines if the function performed in the ALU is an arithmetic or logic operation. The logic mode disables the carry between bits and the function performed is the Exclusive-OR of the two inputs to the adder.

Shift Network Source Select Input AS7

AS7 controls the information source to the shift network. The MECL 4-Bit Siloe is designed to allow shifting data from the accumulator or from the ALU. The accumulator shift operation is useful in multiply and divide add/shift routines. AS7 follows the truth table shown in Table 9.

Shift Network Function Select Inputs A\$13 and A\$14

AS13 and AS14 control the operation of the shift network following the ALU in the 4-Bit Slice. The four possible operations are: no shift (straight through), shift left one bit, logic shift right one bit, and arithmetic shift right one bit. The truth table for AS13 and AS14 is shown in Table 10.

R-1 is an input for shift left and an output for both logic and arithmetic shift right. This pin is not used for no shift. R4 is an input for logic shift right and an output for all other AS13 and AS14 operations. This feature allows R4 to function as a sign bit status output on the MC10800 having the sign bit as the MSS within the part.

TABLE 7

AS10	AS11	FUNCTION
0	0	SUBTRACT BCO (9's COMPLEMENT)
0	1	SUBTRACT BINARY (INVERT)
1	0	AOO BCO
1	1	ACC BINARY

TABLE 8

AS12	MODE
0	LOGIC (Exclusive-OR) ARITHMETIC

TABLE 9

AS7	SHIFT NETWORK SOURCE		
0	ACCUMULATOR		
1	ALU ·		
0	ACCUMULATOR		

TABLE 10

AS13	AS14	SHIFT OPERATION
0	0	SHIFT LEFT
1	0	NO SHIFT
0	1	LOGIC SHIFT RIGHT
1	1	ARITHMETIC SHIFT RIGHT



Accumulator Mux & Input Bus Control Select Inputs AS9 & AS15

Select lines AS9 and AS15 perform two functions in the MRCL. 488 Its, One is to control the source of data to the accumulator, the other to control the source of data to the input but driver. The accumulator can store data them there were determined to the control the source of data to the input but driver. The accumulator can be reversely coupts. A fourth condition on AS9 and AS15 feeds the accumulator back on itself so the accumulator clock, is effectively disabled. This permits storage of data in the accumulator with a continuous system clock extenting the size circuit. The clock closed state one certainty the size circuit. The clock closed state one discinct information into the accumulator and the accumulator actual to the complete of the control of of the contr

AS3 and AS15 rouse either the accumulator or the shift network outputs to the input bus drivers. When the results of the shift networks are gated to the accumulators, the accumulator is the source of data to the input bus drivers. For all other combinations AS3 and AS15, the shift network outputs are gated to the bus drivers. The accumulator to the shift network and using the shift network as a feedback path. Table 11 illustrates the operation of AS3 and AS15.

Input Bus Driver Enable Input AS8

ASS inhibits and enables the input bus driver circuits. When this select line is at a logic 17/00, the limps that drivers are enabled and data from either the shift network or the accumulator is routed to the limps thus A logic 0 on ASS disables the linput bus drivers so the linput bus port and bus select injury that port can be used to injury date or so the injury bus port can be used to injury date or so the injury bus port can solve data independent of the 4-Bit Siles in a system. When disabled the injurb to drivers assume a system, when disabled the injurb to drivers assume of MECI, entitler dotting on the system injurb tus. The truth table for ASS is shown in Table 12.

Accumulator Clock Input CLK and Output Bus Latch Clock Input - AS16

Data is entered into the accumulator on the rising edge of the clock signal. The data source is selected by 450 of the clock signal. The data source is selected by 450 and ASIS. Latch clock ASIS controls the storage and ASIS can be clock as and ASIS can be clock as a control to the storage ASIS cast in the holding latch on the output but. When ASIS can be compared to the control to the contro

TABLE 11

AS9	AS15	INPUT TO ACCUMULATOR	INPUT BUS SOURCE
0 0 1 1	0 1 0 1	INPUT BUS	ACCUMULATOR SHIFT RESULTS SHIFT RESULTS SHIFT RESULTS

TABLE 12

AS8	INPUT BUS
0	DISABLE OUTPUTS ENABLE OUTPUTS

TABLE 13

AS16	LATCH OPERATION
0	ENABLED
1	LATCHED



ALU LOGIC OPERATION FUNCTION SET

The output bus latch, the A input multiplaxer, and the accumulator are sources of data to the ALU. Following the verious truth tables of the given select lines e full set of logic operation can be performed in the ALU.

The equivalent block diagram of the ALU for logic operations is shown in Figure 4. The adder is set to the logic mode (AS12 = 0), therefore, $F_{\rm OUT}$ is the Exclusive-OR of selected sources X end Y. The complementar is programmed as a conditional invarter (AS11 = 1) diagendem on AS10. The X source is selected by insputs AS2 and on AS10. The X source is selected by insputs AS2 and an AS10 are also as the AS10 and CN-4e with the accumulator (selected by $F_{\rm ASS}$ AS8). A selected logic function set is shown in Table 14.

Other functions end select line combinations are possible with many redundant operations. Other conditions can be determined from previous truth tables.

FIGURE 4 - BLOCK DIAGRAM OF ALU LOGIC OPERATION




	TABLE 14							
Y MUX			X M	ux	INV	ACC	FUNCTION	
	AS0	AS1	AS2	AS3	AS10	AS5-AS6		
	0	1	0	1	1	0	LOGIC 0	
	0	0	1	0	1 1	0	A	
	0	0	0	1	1 1	0		
	0	0	1	0	0	0	A	
	0	0	0	1	0	0	0	
	0	0	1	1	1	0	A+0	
	0	1	0	0	0	0	A÷B	
	1	0	0	0	0	0	A - s	
	0	0	0	0	1	0	A · p	
	0	1	1	1	1	0	A · ē	
	0	1	0	0	1	0	A·s	
	0	1 .	1	0	1	0	AGG	
	0	1	1	0	0	0	A the	
	0	0	0	0	0	0	A · p	
	0	0	1	1	0	0	A+8	
	0	1	0	1	0	0	LOGIC 1	
	1	0	1	. 9,	1	1	ACC · A	
	0	1	0 ~	1	1	1	ACC · F	
	1	0	1	0	0	1	ACC + A	
	0	1	0	1	0	1	ACC+ø	
	0	0	1	0	1	1	ACC @ A	
	0	0	1	0	0	1	ACC ⊕ Ā	
	0	0	0	1	1	1	ACC @ #	
	0	0	0	1	0	1	ACC @ 3	
	0	0	0	. 0	1	1	ACC @ A-B	
	0	0	0	0	0	1	ACC @ A-6	
	0	0	- 1	1	1	1	ACC 9 A+8	
	0	0	1	1	0	1	ACC @ A+B	

^{+ =} Logical Inclusive OR - = Logical AND 9= Logical Exclusive OR

ALU ARITHMETIC OPERATION FUNCTION SET The block diagram for arithmetic operation is similar

to logic operation, however, the complementer and adder go to arithmetic mode. Select input AST2 is set to logic 1 for adder operation, however, AS4 is now used for increment/decrement by 2 and AS11 selects the binary or 8CD operation.

The various arithmetic functions in the 4-Bit Slice are determined by the choice of operands to the adder. Most binary functions have a BCD equivalent, however, operands for BCD functions should be valid BCD characters.

Table 15 shows a selected arithmetic function set. Similar to the logic function set other combinations of select lines and operations are possible. These can be generated as needed by the previous truth tables.

FIGURE 5 – BLOCK DIAGRAM OF ALU ARITHMETIC OPERATION




TABLE 15

YMUX		Y MUX X MUX		±2	COMPLE- MENT	ACC	BINARY FUNCTION (PLUS CIN)	BCO FUNCTION (PLUS CIN)	
ASO AS1 AS2 AS3		AS4	AS10	AS5 AS6	AS11 = 1	AS11 = 0			
1	1 0 0 1		1	1	0	A PLUS Ø	A PLUS 0		
1	0	0	1	1	0	0	A PLUS 6	A PLUS 9's COMP, Ø	
0	1	1 1	0	1	0	0	Ø PLUS A	6 PLUS 9's COMP. A	
0	0	1	0	1	1	0	A	A	
0	0	0	1	1	1	0	0	0	
0	0	1	0	1	0	0	X	9's COMP, A	
0	0	0	1	1	0	0	0	9's COMP, 8	
1	1	1	0	1	1 1	0	-1 PLUS A		
1 1	1	0	1	1	1	0	-1 PLUS ø		
1	1	1	0	0	1	0	-2 PLUS A		
1	1	0	1	0	1	0	-2 PLUS 8		
0	0	1	0	0	1	0	+2 PLUS A	+2 PLUS A	
0	0	0	l i	0	1 1	0	+2 PLUS e	+2 PLUS Ø	
1	0	1	0	1	1	0	A PLUS A	A PLUS A	
0	1	0	1	1	1	0	Ø PLUS Ø	0 PLUS 0	
0	0	1	0	1	1	1	ACC PLUS A	ACC PLUS A	
0	0	0	1	1	1 1	1	ACC PLUS 6	ACC PLUS 6	
0	0	1	0	1	0	1	ACC PLUS A	ACC PLUS 9's COMP. A	
0	0	0	1	1	0	1	ACC PLUS 6	ACC PLUS 9's COMP. 6	
0	0	0	- 0	1	1	1 1	ACC PLUS A+6	ACC PLUS A+8	
0	0	o	0	1	0	1	ACC PLUS A · 6	ACC PLUS 9's COMP. A'E	
0	o	1	1	1	1	1	ACC PLUS A + @		
0	0	1	1	1	0	1 1	ACC PLUS A + 6		

thes Delicad is DCI



DATA ROUTING FUNCTION SET

Data routing in the MECL 4.8ft Slice covers the routing of data to and from both the shift network and accumulator. Data routing is controlled by select lines ASS, ASS, ASS, ASS, ASS, and ASS Control the output destination of accumulator data, AST determines the source of data to the shift network, and ASS enables and disables the input bus drivers. ASS and account of the country of the countr

The first four columns show all select line states. The fifth column shows the input source to the accumulator as controlled by AS9 and AS15. The possible accumulator inputs are: (1) ACC which is accumulator

feedback on itself for accumulator clock disable. (2) II which connects the input bus to the excumulator inputs, (2) if it which connects the output but in the accumulator (2) if it which comments the output but in the accumulator input. The sixth column shows the two possible sources of input data to the shift network. These are from the accumulator (ACC) for accumulator white operations, and from the ALU function outputs (P). The final column in the table shows the status of the input bus drivers. A logic of on ASB disables the driver direcults so this part can be used to input data of for other system functions not related output information from the accumulator or from the results of the shift network.

TABLE 16

					FUNCTION .	
AS7	ASB	AS9	AS15	ACC SOURCE	SHIFT SOURCE .	INPUT BUS
0	0	0	0	RES	ACC ·	DISABLE
0	0	0.	1	ØB	ACC	DISABLE
0 .	0	1	0	IB	ACC	DISABLE
0	0	1	- 1	ACC	ACC	DISABLE
0	1	0	0	RES	ACC	ACC
0	1	0	1	ØB	ACC	RES
0	1	1	0	IB.	ACC	RES
0	1	1	1	ACC	ACC	RES
1	0	0	0	RES	FDUT	DISABLE
1	0	0	1	ØB	FOUT	DISABLE
1	0	1	0	IB IB	FOUT	DISABLE
1	0	1	1	ACC	FOUT	DISABLE
1	1	0	0	RES	FOUT	ACC
1	1 1	0	1	ØB	·· FOUT	RES
1	1	1	0	18	FOUT	RES
1	1 3	1	1	ACC	FOUT	RES



Each MECL. 10,000 series circuit has been designed to meet the dc specifications shown socket or mounted on a printed circuit board and trensverse eir flow greater then 500 linear fpm is maintained. Outputs ere in the test table, efter thermal equilibrium has been established. The circuit is in e test terminated through a 50-ohm retistor to -2.0 volts. Test procedures are shown for ELECTRICAL CHARACTERISTICS

only one input, or for one set of input conditions. Other inputs tested in the same

ů

2

ΡW

Minimum Clock

Pulse Width

Vdc Vdc ၀ č RECOMMENDED OPERATING CONDITIONS - MC10800 50Ω to -2.0 Vdc -4.68 to -5.72 -1.9 to -2.2 -30 to +85 VALUE 0 SYMBOL VEE V tr. te TA. Maximum Clock Input PARAMETER (VCC = 0 Volts) Rise and Fall Time Operating Temp. Supply Voltage Output Drive (20% to 80%) (Functional)

T	VTT	-20	-2.0	-20	New	Г	12.36	2.0	-					_				
	VEE	53	53	23		VEE VYY	1 24 25	-	H	_	_	=	F	_	+	_	-	_
.ugs	VILAmex	1 500	1 475	1 640	NOTEO BELOW	VILAMER		,	1			,		,	,	1	18	47
TEST VOLTAGE VALUES	VIHAmin	1 205	1 105	1 035	VOLTAGE APPLIED TO PINS LISTED BELOW	VIHAmm		,	1		ř	,	,	,	,		,	,
TEST	Vilme	1 890	-1.850	1825	LTAGE APPL	Vilenia	-	,	,	,	,	16	,	,		1	,	,
	VIHmex	069'0-	-0.810	-0 100	۸۵	Villenax	,		22	5	22	,	18 27 30,38.	18.27.30.38.*	30.		27.29.**	87
	Temperature	30%C	+20°C	+82°C		Unit	mAde		#Adc			µAdc	Vdc	Vdc	Vdc	Vdc	Vdc	Vdc

2				MC10800	MC10800 TEST LIMITS	10		ı
refer	6	30°C		+25°C		Ť	-95°c	
Fest	Min	Мох	Man	TVp	Mex	Men	Max	Unit
24.0				195	240			nAd:
8 5 1					990			p Adc
3.5		-	00		435			иАдс
13	1 060	0880-	0860-		0.810	0880-	0.700	Vdc
13	-1,840	1675	-1,900		-1,850	1875	1615	Vdc Vdc
13	-1,080		0850			0180		V 46.
10		1 655			-1 630		1 1995	2 2

11

Power Supply Orann

** The taid vectional outputs are specified at - 1.90 volts for Vol. min "V₃₄ on pmt 19, 26, 29, 31, 32, 33, 34, 35, 37, 44, 46

Threshold Voltage Threbold Voltage

Quiper Voltage o oto 0. 360



SETUP AND HOLD TIMES (NANOSECONDS OVER TEMPERATURE RANGE).

Input	Path	Mode	Setup Max	Hold Max
A Bus	→ A MUX → MASK MUX → COMP → ALU → SHIFT → ACC	Arith Subtract	38.0	-15.0
A 8us	→ A MUX → Y MUX → ALU → SHIFT → ACC	Logical	19.0	-5.0
φ Bus	→ LATCH → MASK MUX → COMP → ALU → SHIFT → ACC	Arith Subtract	38.0	-15.0
φ Bus	→ LATCH → Y MUX → ALU → SHIFT → ACC	Logical	20.0	-5.0
φ Bus	ACCUMULATOR	Direct	7.0	+5.0
I Bus	ACCUMULATOR	Direct	7.0	+5.0
AS0, 1	Y MUX → ALU → SHIFT → ACC	Arith Add	32.0	-15.0
AS4	ALU → SHIFT → ACC	Logical	15.0	0.0
AS3	MASK MUX → COMP → ALU → SHIFT → ACC	Arith Subtract	36.0	-17.0
AS2	MASK MUX → ALU → SHIFT → ACC	Logical (No Comp)	22.0	-5.0
AS5,6	ALU → SHIFT → ACC		20.0	-5.0
AS7	SHIFT INPUT MUX → SHIFT → ACCUMULATOR	Direct	10.0	+5.0
AS9,15	ACCUMULATOR INPUT MUX → ACC	Qurect	8.0	+7.0
AS10	COMP → ALU → SHIFT → ACC	Arith	35.0	-15.0
AS11	ALU → SHIFT → ACC	Arith	21.0	-2.0
AS12	ALU → SHIFT → ACC		28.0	-10.0
AS12	ALU → SHIFT → ACC		14.0	+2.0
AS13, 14	SHIFT NETWORK → ACCUMULATOR	Direct	16.0	+5.0
CIN	→ ALU → SHIFT → ACC	Arith	19.0	+2.0
R-1, R4	SHIFT NETWORK ACCUMULATOR	Direct	0.8	+5.0
φ Bus	LATCH (AS16 LATCH CLOCK)	Oirect	5.0	+6.0




PROPAGATION DELAYS (NANOSECONDS)


		Pat	h		-300	CTA	+250	CTA	+85°	CTA
Input	Via	Moda	Function	Output	Тур	Max	Тур	Max	Тур	Max
A 8us ØBus	ALU	Arith	Subtract	i 8us	30.0	39.0	32.0	41.0	37.0	49.0
				PG, GG	16.0	21.0	17.5	21.0	20.0	27.0
				COUT	18.0	22.0	19.0	23.0	22.0	28.0
				OF, ZD R-1, R4	27.0	37.0	29.5	39.0	34.0	44.0
				PC, PR	27.0	34.0	29.0	36.0	34.0	41.0
CIN	ALU	Arith	Addition	I 8us COUT	15.0 5.0	18.5 7.0	16.0	19.5 7.5	19.0	24.5 8.5
				OF, ZD R-1. R4	12.5	16.0	13.5	17.0	15.5	19.0
				PC, PR	13.5	18.0	14.5	19.0	17.0	23.0
AS0	ALU	Arith	Subtract Accumulator	I Bus	36.0	43.0	38.5	46.5	47.0	64.0
AS1 AS2				PG, GG	23.0	30.0	24.0	30.0	30.0	38.0
AS3 AS4 AS5				COUT	24.0	32.0	26.0	32.0	31.5	39.0
AS6 AS10				OF, ZD R-1, R4	33.0	43.0	36,0	46.0	47.0	60.0
AS11 AS12				PC, PR	33.0	40.0	35.0	42.0	44.0	57.0
AS16	ALU	Arith	Subtract	I 8us	33.0	40.0	35.0	43.0	41.0	51.0
				PG, GG	20.0	25.0	21.0	26.0	25.0	32.0
				COUT	21.5	26.0	23.0	27.5	26.5	33.0
				OF, 2D R-1, R4	30.5	39.0	33.0	42.0	38.0	47.0
				PC, PR	30.5	36.0	33.0	39.0	38.0	47.0
R-1 R4	Shift	Shift Left Shift Right	-	I 8us	7.0	8.5	7.5	9.0	9.0	13.0
AS7 AS13 AS14	Shift	Shift Left Shift Right	-	1 8us	10.0	16.0	10.0	16.0	12.5	18.0
AS9 AS15	Direct	Shift ACC	-	I 8us	8.0	11.0	8.5	11.5	10.0	13.5
AS8	Direct	Enable Disable	- ,	I 8us	5.5	8.5	6.0	8.5	7.5	10.0
ASS ASS	Direct	Enable Disable	-	Ø Bus	7.0	9.5	7.5	9.5	10.0	17.0
CLK	A 8us ALU	Arith	Subtract Accumulator	J Bus	38.5	48.0	41.0	51.0	47.0	57.0
				PG, GG COUT	26.0 27.5	36.0 38.0	27.5 29.0	38.0	31.0 32.5	43.0 45.0
				OF, ZD R-1, R4	37.0	41.0	39.0	43.0	44.5	49.0
				PC, PR	36.5	44.0	39.0	46.0	44.0	55.0
CLK	ALU	Arith	Add Accumulator	1.00	34.5	45.0	36.5	47.0	42.5	58.0
CLK	Shift	AS7 = 0	Multiple Shift	I 8us	13.0	17.5	14.0	18.5	16.0	21.0
			J	OF, ZD R-1, R4	14.0	18.0	14.5	19.0	16.0	23.0
				PC, PR	15.0	20.0	16.0	21.0	18.0	24.0
CLK	Direct	-	Acc to I Bus	I Bus	8.0	11.0	8.5	11.0	10.0	13.0




PROPAGATION DELAYS (NANOSECONDS) (continued)


		Pa	ith		-30	СТД	+250	CTA	+850	CTA
Input	Via	Mode	Function	Output	Тур	Max	Тур	Max	Тур	Max
CLK	Direct	-	Acc to ØBus	Ø Bus	8.5	12.0	9.0	12.0	10.0	13.0
ØBus	ALU (Mask)	Logic	Without Complement	I Bus	23.0	32.0	25.0	35.0	30.0	45.0
CLK	A Bus (Mask)	1 Bus	33.0	42.0	35.0	43.0	40.0	47.0		
CLK	A Bus Logic With Complement				34.5	44.0	37.0	47.0	42.0	55.0
CLK	CLK A Bus Logic Without Complement				31 0	39.0	33.0	41.0	37.0	44.0
Output	Output Rise and Fall Time (20% - 80%)				3.0	5.0	3.5	5.5	4.0	6.0













MC10801

INTRODUCTION

The MC10801 Microprogram Control Function is an LSI building block for digital processor system. This circuit controls machine operations by generating the addresses and sequencing pattern for microprogram control storage. The MC10801 is compatible with a representation of the microprogram control storage. The MC10801 is compatible with a wide range of control memory sizes and organizations. Each part is 4. Eac

The Microprogram Control Function as shown in the block diagram below contains a control memory address register CR0, multi-purpose register CR1-CR3, an incrementer, a subroutine LIFO, and the secolated next address, status, and bus control logic in a single MECL Block LIS circuit. Nine select (CS) lines and four instruction into the control all operations within the per-



CASE 725-01




TABLE OF CONTENTS


- 1 Introduction
- II. System Overview III Table of Pin Designations
- IV. Architectural Description

 - V. Functional Description
 - A. Sequence Control Instructions
 - Reneat & Branch Control C. Status Register Control
 - D. Output Buffer Enable

 - Bus Control
 - F. Carry Out
- VI. Applications Information
- VII Electrical Parameters
 - A. D.C. Parameters
 - B A C Parameters
 - C. Waveforms D. Test Configurations
- VIII Package Information

IMPODTANT SEATINGS

- 1. 16 microprogram sequencing instructions including
 - a Increment h Direct jumps
 - c. Conditional lumps
 - d, Subroutining e. Conditional Subrouting
 - 2. 4-bit registers expendable with parallel MC10B01
 - circuits a. Microprogram address register - CRO
 - b Repeat register CR1
 - c. Instruction register CR2 d. Status register - CR3
 - 3. Expandable 4 X 4 push-pop stack for nesting sub-
- routine CR4-CR7. 4. Branch inputs for conditional operations and multi-
- way branching
- 5. Address masking on special instructions. 6. Repeat logic for repeating subroutines or single
- instructions 7, All registers are of edge triggered master-slave design,
- B. Fully compatible with the MECL 10,000 family.



ABSOLUTE MAXIMUM RATINGS (see Note 1

RATING	SYMBOL	VALUE	UNIT
Supply Voltage (VCC = 0)	V _{EE} V _{TT}	-8 to 0 -4 to 0	Vdc Vdc
Input Voltage Sto (V _{CC} = 0) But		0 to V _{EE} Note 2	Vdc Vdc
Output Source Cont Current Surge		< 50 <100	mAdc mAdc
Storege Temp.	T _{stq.}	-55 to +150	°c
Junction Temp.	7,	165	°c

NOTE: 1. Permanent device demage may occur if absolute maximum retings are exceeded, Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.


NOTE: 2. Input voltage limit is V_{CC} to -2 Volts when the bus is used as en input end the output drivers are disabled.

SYSTEM OVERVIEW

The Motorala M 10800 family of LSI processor circuits that been partitioned into key building block elements a that been partitioned into key building block elements a shown in Figure 1. The LSI circuits can be interconnected and programmed for a wide range of processor systems and programmed for a wide range of processor systems expansion to any required data word rength or control expansion to any required data word rength or control memory size. Multiple I/ID ports on each circuit provide memory size. Multiple I/ID ports on each circuit provide memory size. Multiple I/ID ports on each circuit provide supports on the control of the provide for the control of the control

The M10800 system is designed around a microprogrammed concept for greatest westallity. Microprogramming permits emulating existing machines or software, updating systems by adding more capability, or modifying systems to meet specific customer requirements. The microprogram is contained in the control memory block of Figure 1. Depending on system requiramenty block of Figure 1. Depending on system requira-

FIGURE 1 - MICROPROGRAMMED PROCESSOR



ments, this memory can vary from a few hundred words to sevaral thousand. The size and organization of this to sevaral thousand. The system disigner and is constructed with MECL PROMS such as the MCM 10149, or MECL RAMS such as the MCM 10144 or MCM 10146.

In a microprogrammed processor the information for sexecuting a machine furnism (macrine furnismitution) is contained within the control memory. Control memory outputs so to the Rejeister File, ALU, and Memory Instruction because to locks in Figure 1 and control the specific function performed by each section of the processor. The number of control memory staps (microinstructions) required to accurate macroinstructions in destinate by complexing accurate macroinstructions in destinate by complexing of the instruction. For example, a simple registra to region of the processor of

The heart of a microprogrammed system is the microprogram control logic. This block in Figure 1 holds tha present control mamory word address and controls tha sequencing to execute processor operations. Within the Motorola M10800 family, the MC10801 Microprogram Control Function performs this important task. Each circuit is four bits wide and parallel combinations adapt to any required control memory size. A set of sixteen instructions address the MC10801 and control the sequencing of the microprogram storage. Powerful branch and subroutine instructions increase system performance and minimize the amount of control memory required to build a system. The sixtaan instructions ease the burden of writing a microprogram by expressing program flow in a manner familiar to assembly language programmars.

Versatility is a key word to describe each circuit in tha Motorola M10800 family. The block diagram in Figura 1 and the axamples in this data sheet are intended to illustrate ways to use these LSI parts and do not restrict the designer to any particular system configuration or asolication.

PIN ASSIGNMENTS

THI Additional Trial		
Pin Designation	Pin Number	Description
ICO	42	Instruction Control Input
IC1	43	Instruction Control Input
IC2	44	Instruction Control Input
IC3	41	Instruction Control Input
180	16	Input Bus - LSB I/O
IB1	15	Input Bus — NLSB I/O
IB2	14	Input Bus - NMSB I/O
IB3	13	Input Bus – MSB I/O
ØB0	11	Output Bus - LSB I/O
ØB1	10	Output Bus - NLSB I/O
ØB2	9	Output Bus - NMSB I/O
ØB3	В	Output Bus - MSB I/O
NAO	37	Next Address – LSB Input
NA1	34	Next Address - NLSB Input
NA2	35	Next Address — NMSB Input
NA3	33	Next Address — MSB Input
CR00	6	Control Memory Address - LSB Output
CR01	3	Control Memory Address - NLSB Output
CR02	4	Control Memory Address - NMSB Output
CR03	5	Control Memory Address – MSB Output
unus	5	Control Memory Address - MSB Output
CR30	19	Status Register CR3 Output
CR31	20	Status Register CR3 Output
CR32	21	Status Register CR3 Output
CR33	22	Status Register CR3 Output
CSO	29	Status Register Control - Select Input
CS1	30	Status Register Control - Select Input
CS2	28	Status Register Control - Select Input
CS3	32	Status Register Control - Select Input
CS4	38	Branch Line - Select Input
CS5	47	Control Memory Address - Enable Input
CS6	1B	@ Bus/I Bus Control - Select Input
CS7	26	Ø Bus/I Bus Control - Select Input
CSB	27	Ø Bus/I Bus Control – Select Input
Cin	46	Carry Input
Cout	2	Carry Output
Din	31	Data Input to CR3
В	39	Branch Input
XB	23	Extender Bus
RST	40	Reset Input
Clk	45	Clock Input
VFF	1	-5,2 Volt Supply
VEE	24	-5.2 Volt Supply
VTT	25	-2.0 Volt Supply
VTT	48	-2.0 Volt Supply
Vcc	12	Ground
Vcc	36	Ground
Vcco	7	Ground
VCCO	17	Ground
•660	.,	0.00.0

ARCHITECTURAL DESCRIPTION

The MC10801 Microprogram Control Function is composed of 8 matter side registers, GD Ontrough CR7, as shown in Figure 2. Additional gates, multiplicates, and a shown in Figure 2. Additional gates, multiplicates, and a shown in Figure 3. Additional gates, multiplicates, and a fixed for the properties. Fine 4-bit date ports (ER0, CR3, NA, 1 Bus, and 0 Bus) are available to enter and output address information. In addition, three single line terminate (8, KB), and 0 Bus) are available to enter and output address information. In addition, three single line terminates (8, KB), and D_{ER}1 provide status inputs for decisions within the part. Each of the eight registers tills are since with provide status inputs for decisions within the part. Each of the eight registers till send in part of the status of the st

CRO — CONTROL MEMORY ADDRESS REGISTER
Register CRO holds the present microprogram control
memory address and its outputs are gated to package
pins CRO0 through CRO3. In a system these outputs

address the control memory storage block. The next address logic block in Figure 2 generates next address information to the CR0 register inputs. A positive clock edge loads the new control memory address into CR0 which in turn selects the next microinstruction.

NEXT ADDRESS LOGIC

The next address logic block performs 18 sources incontrol on a withered by the instruction control lines 10 controlly in C2 inputs. These 16 control instructions, see Table 1, determine the source of control inserva didress information within such MC10901. Possible sources are C11, CRC, CR4, the inputs, 18 us. 0 and sources are C11, CRC, CR4, the inputs, 18 us. 0 and address block generates a new control memory address in parallel with other processor functions, such as the ALU. Detailed information on the 16 MC10901 instructions follows in the Functional Description section of

TABLE 1
MC10801 CONTROL INSTRUCTIONS

INC - Increment

JMP — Jump to N.A. Inputs JIB — Jump to I Bus

JIN - Jump to I Bus and Load CR2

JPI - Jump to Primary Instruction (CR2)
JEP - Jump to External Port (@ Bus)

JL2 — Jump to N.A. Inputs and Load CR2

JLA — Jump to N.A. Inputs and Load Address into

CR1

JSR — Jump to Subroutine

JSR — Jump to Subroutine RTN — Return from Subroutine

RSR - Repeat Subroutine (Load CR1 from N.A.

RPI — Repeat Instruction

BRC - Branch to N.A. Inputs on Condition; other wise Increment

BSR — Branch to Subroutine on Condition; otherwise Increment

ROC — Return from Subroutine on Condition; other-

wise Jump to N.A. Inputs

BRM — Branch and Modify Address with Branch
Inputs (Multiway Branch)

CR1 - REPEAT REGISTER

Register CR1 is primarily designed to be an index counter for repeating gained microinstructions or repeating subsoutines. This repeat feature is important for multiple shift, multiple, and divide methine instructions. To perform a microprogram repeat requence, the repeat count is first leaded into CR1 from the XIA inputs with a RSSR-Repeat Subroutine instruction (Table 1). Each count is first leaded into CR1 from the XIA inputs with a RSSR-Repeat Subroutine instruction (Table 1). Each count is first leaded into CR1 from the XIA input with a RSSR-Repeat Subroutine instruction (Table 1). Each count is first leaded into CR1 from the XIA in the

A second function performed by CRI is a control memory address are register. In this mode the present control memory address in CR0 is transferred to CR1 on a JLA-Jump and Load Address instruction (Table 1). At a later time it is possible to return to the stored address by transferring CR1 back to CR0 on a RPI-Repeat Instruction command.

The operation of CR1 is controlled by the next address logic. Possible input sources are the NA inputs, the incrementer, and CR0. CR1 outputs are routed to either CR0, to the incrementer, or to a Bus output.

CR2 - INSTRUCTION REGISTER

Register CR2 is used primarily as an instruction or opcode storage register. After fetching a machine instruction, the control memory starting address can be stored in CR2, it can then be used later by transferring the contents of CR2 through the next address logic to the control memory address register CR0. As with register CR1, the operation of CR2 is controlled by the instruction inputs ICO — ICO3 and the next address logic. The I But is the source for CR2 and is loaded on either a JIN or JL2 instruction (Table 1). Information is transferred from CR2 to CR0 on a JP1-Jump to Primary instruction.

CR2 is not limited to an instruction register and can be used anytime it is desirable to store a control memory address location for future use. For example, CR2 can store an interrupt vector which may be loaded into CR0 as peeded.

CR3 - STATUS REGISTER

Register CR3 is normally used as a status register for storing flag conditions. This 4-bit register can be parallel loaded from either the NA or I Bus inputs. In addition, any single CR3 bit can be set or cleared from the D_{Ini} input. The CR3 outputs are continuously available on the CR30 to CR33 package pint. The CR3 status in The CR3 status. The CR3 status in The CR3 status in the CR30 to CR33 package pint. The CR3 status in The CR3 status in the CR30 to CR30 package pint.

Any single CR3 bit can be selected and gated onto the XB extender but line. XB goes to the next address logic to control branch decisions. When MC10801's are operated in parallel, the XB line is common to every part. Therefore, branch decisions can be made independent of which MC10801 circuit contains the selected status bit. The operation of CR3 with respect to the 1 Bus. NA ingosts. QB, and XB is controlled by select lines CS0,

Another use for CR3 is to extend the control memory address. This is accomplished by organizing the control memory in a word-page format. The word address is contained in CR0 and the page address in CR3. With two MCI0B01's each page can be 256 words: (B CR0 bits) and 16 pages may be addressed with 4 CR3 bits or 256 possible pages spin all B CR3 bits.

A third use for CR3 is to store all or part of the instruction operation code. In this manner, individual op code bits could be selected onto the $\overline{\rm XB}$ line and tested for secondary decode decisions.

CR4 - CR7 LIFO STACK

Registers CR4 through CR7 are connected as a last-infirst-out (LIFO) stack for nesting subroutines within microprogram. When jumping to a subroutine, the return destination is automatically pushed onto the top of the LIFO (CR4). When returning from subroutine, CR4 is loaded into the control memory address register CR0.

With 4 registers it is possible to nest subroutines up to 4 deep within the LIFO. If additional stack depth is required GR1 can be used as a fifth location or GR7 can be expanded to any length through the I Bus or O Bus ports to additional MECL MSI circuits. Reading CR7 vie the I Bus or @ Bus during a push of the LIFO stack provides a means for testing when the stack is full. Logic "0" bits are normally stiffed into the bottom of the stack on a "pop" or read operation. Therefore, any information in CR7 would indicate the stack is full.

Push end pop stack operations are controlled by the ICO — IC3 inputs and the next address logic. In addition, select lines CS6, CS7, and CS8 route information to and from the LIFO via the I Bus and Ø Bus ports.

INCREMENTER

The 4-bit Incrementer is used in several of the Table 1 microprogram control instructions. One is the INC-Increment command which linearly steps through a micro-program. A second function is to increment CR1 when it is used as mindex counter for repeating microinstructions or subscribers as described in the series CR3 increment is also used with the JRR-Jump to Subcropting, BRR Franch to Subcroptine, BRR Franch to Subcroptine, BRR Franch to Subcroptine, BRR Franch to Subcroptine, and JLR-Jump to Subcroptine, and

The incrementer is expanded with the carry in $(C_{\rm inf})$ and carry out $(C_{\rm out})$ terminals when Mc10800 circuits are operated in parallal. The carry out of one Mc10801 is connected directly to carry on of the circuit shadows of the connected directly to carry in or the circuit shadows of the connected directly to carry in or the circuit shadows of the connected directly to connected the connected directly to connected the connected directly to connected directly to connected directly one of the connected directly one of the connected directly dire

Carry in to the least significant MC10801 is connected to a logic "1" for the increment operation. This input is normally herd wired, but in some applications can be system controlled to override the incrementer.

RSR LOGIC AND RSR FLIP FLOP

The repest subroutine (185R) logic and (lip flop blocks in Figure 2 provide a manus for setting the MC10901 in an instruction repeat sequence as described in the previous CR1 section. The RSR (lip flop is automatically set when a repeat constant is loaded into CR1 with a RSR-Repeat Subroutine instruction. It is cleared when CR1 reaches the final repeat count. by monitoring the RSR (lip flop state, the MC10901 can decide when CR1 RSR (lip flop state, the MC10901 can decide when CR1 reaches the final repeat count. by monitoring the RSR (lip flop state, the MC10901 can decide when CR1 reaches the RSR (lip flop appeal on the ABAR (lip flop appeal on the ABAR (lip flop appeal on the flower).

CLK - CLOCK

All registers in the MC10801 Microprogram Control Function ere composed of mester-slave flip flops and must be clocked to change stored data. A common clock is routed directly to all eight-registers. As is charecters of MECL flip flops, the registers are clocked on the positive going (V_{OL} to V_{OH}) clock edge. At that time details the register in the stored in the register and to stored in the register and the stored in the stor

is aveilable at the register outputs. Signels on the register inputs can change at any time, with the clock input at either logic state, and not change the register outputs. The only restriction on changing register inputs is during the set up and hold time near the positive going clock

RST - RESET

The BST loout is held of MECL Vol., during normal system operation. However, by forcing this input to the MECL Voly level, it is possible to reset all registers in the MCIGOD. Reset operate in conjunction with the clock and therefore is a synchronous reset. Reset is clock and therefore is a synchronous reset. Reset is CR2, and CR3 are reset on the first code. Child. The LIFO is connected to the incrementer to which carryin is inhibited. The LIFO is not forced to a pour mode during reset. Therefore, a maximum of five clock pulse reset and the CR3 of CR3 and CR3 are reserved.

FUNCTIONAL DESCRIPTION

MICROPROGRAM SEQUENCE CONTROL INSTRUCTIONS ICC-IC3

The MC10801 generates the microprogram address sequencing from 16 control instructions which are encoded on the IOO – IC3 inputs. Each control instruction determines the data source for the next microprogram control memory address. This next address information is then stored in register CR0 on a positive going clock signal.

The 16 sequence control instructions are each described in Table 2. Table 2 lists these instructions and shows the associated mnemonics, binary select codes, end register transfers. Several instructions requires making decisions on the status of the branch (8), extender bus (RS), RSR flip flop output (RSQ), or select line CS4, Both decision alternatives are given for these instructions.

INC - Increment

The increment command routes the present constent of CR0 through the incrementer, adds [..., and multiplesses the result (CR0 plus C₀) to the CR0 register inports. As with all control instructions, the new address is based on a positive clock transition, This instruction is used to linearly state bringough the microprogram memory. When MC16801s are operated in parellal, Cl₁₁ of emer significant device is connected to Cop. of the previous MC16801. The least significant Cip. is normally left floating as a local C¹¹.

JMP - Jump to Next Address

The JMP command provides for en unconditional jump, to enother control memory address. The jump destination is directly supplied on the NA inputs, which are normally feedback from control memory. A clock transition transfers address data from the NA inputs to register CR0,

FUNCTIONAL DESCRIPTION

Four instruction control inputs, ICO - IC3, and nine select lines, CS0 - CS8, control the flow of data within the MC10801 Microprogram Control Function. The

tables are expressed in negative logic with VOL being a logic 1 and VOH a logic 0. ollowing information describes programming these inputs to perform the various circuit functions. All truth

			_,	_	_	_			1000	_	min	_		_	_	_	_	_	_	_	_	_	_	_	_	
		RSQ3	0	,	1	1	1	ı	1	1	1	1		+	0	-	1	0	ı	1	1	ř		1		1
REGISTER AND FLIP FLOP OUTPUTS 4VOL_ VOH	LIFOSTACK	CR4 - CR76	"PUSH" CR0 TD STACK			_	_			_	_	"PUSH" CR0 TO STACK	"PUSH" CR0 plus Cjn	"POP" STACK TO CR0	"POP" STACK TO CRO	_	_	-	_		"PUSH" CR0 plus Cin	-	"POP" STACK TO CRO	, , , , , , , , , , , , , , , , , , , ,	_	1
FLOP		CR2	0	1	1		18	1	1	18	1	1	1	١	1	1	1	1	ı	1	Ì		1	1	1	1
STER AND FLIP		CR1	0		-	-	5	-		1	CR0 plus C _{in}			CR1 plus Cin		NA	CR1 plus C _{in}		1						-	1
REGIS		CRO7	0	CR0 plus Cin	NA	IB-NA	18-NA	CR2-NA .	ØB-NA	NA	NA	NA	NA	CR4	CR4	CR0 plus C _I n		CR1-NA	NA	CR0 plus Cin	NA	CRO plus Cin	CR4	NA	NA	CR00=NA0-B CR01=NA1-XB CR02=NA2 CR03=NA3
TABLE 25	BRANCH OR REPEAT	CONDITION ²	×	×	×	×	×	×	×	×	×	RSQ+RIN-XB=0	RSO+RIN-XB=1	RSO+RIN-XB=0	RSQ+RIN-XB-1	×	RSQ+RIN-XB=0	RSQ+RIN-XB=1	XB-(CS4+B)=0	XB-(CS4+B)=1	XB-(CS4+B)=0	XB-(CS4+B)=1	XB-(CS4+B)=0	XB-(CS4+B)=1	CS4-1	034-0
	RESET	RST	0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		DESCRIPTION	RESET CONDITION	INCREMENT	JUMP TO NEXT ADDRESS	JUMP TO I BUS	JUMP TO I BUS & LOAD CR2	JUMP TO PRIMARY INST	JUMP TO EXTERNAL PORT	JUMP & LOAD CR2	JUMP & LDAD ADDRESS	JUMP TO SUBROUTINE		RETURN FROM SUBROUTINE		REPEAT SUBROUTINE	REPEAT INSTRUCTION		BRANCH ON CONDITION		BRANCH TO SUBROUTINE		RETURN DN CONDITION		BRANCH & MODIFY	
		00	×	0	0	0	-	0	0	-	-	0		-		-	-		-		0		-		0	
	GODE	101	×	0	-	0	0	-	-	0	-	0		-		0	-		0		0		-		-	
	8	102	×	Ē	0	0	0	0	-	0	0	0		-		-	0		-		-		-		-	
		103	×	-	0	-	-	-	-	0	0	0		-		-	-		0		0		0		0	
		MINEM	×	INC	JMP	all	NIS	Idr	JEP	JL2	JLA	JSR.		RTN		RSR	RPI		BRC		BSB		ROC		BRM	

"X = DOWT AGRESTATE

1. ** NO CHANGE
2. EQUATIONS APPLY ASSOON! WHERE:

XB = KETERNAL ETENDER BLUS NODE (see Table 3)

B = COMPLEMENT OF BRANCH INPUT

3. RSO - QUITTO FOR REFUE LOG A. ALL REGISTERS AND RISR FLIP FLOP CHANGE STATE ON VAL. TO VAIR POSTINE GOING LICK TRANSITION S. NEGATIVE LOGIC USED THROUGHOUT E. TABLE SHOWS LIFE STAKK TRUIT TABLE 7. CROCHF OUTPUTS EMABLED WHEN CSS-1

5-118

JIB - Jumo to I Bus

The JIB instruction is a direct jump to address information on the I Bus port. The I Bus is normally an internal data bus in the processor and can be used to input the starting address of a microprogram instruction routine. The I Bus date is modified or "masked" with control memory feedback on the NA inputs. The next address is therefore destarmined by I Bus ANDed with NA inputs.

JIN - Jump to I Bus and Load CR2

The JIN command routes the I Bus ANDed with NA input to CRO as does JIB. In addition, JIN loads unmodified I Bus data into register CR2 on the same clock adge. This information in CR2 can be used at a later point in microprogram for primary and secondary program flow modification.

JPI - Jump to Primary Instruction

The JPI command is a jump to the contants of CR2 ANDed with the NA inputs. Register CR2 is loaded with a previous JNI or JL2 instruction. The code stored in CR2 is used to start a new sequence of microinstructions or modify the present microinstruction sequence.

JEP - Jump to External Port

The JEP instruction is a direct jump to information on the @ Bus port. The @ Bus data is ANDed with the NA inputs (@ Bus-NA) prior to entaring register CRO. This instruction offers an additional port to enter a starting address or modify information to microprogram flow.

JL2 - Jump to NA Inputs and Load CR2

Tha JL2 command is a direct jump to the NA inputs and a parallel load of CR2 from the I Bus. This instruction allows CR2 to be loaded during the execution of another microinstruction. This is useful for storing an interrupt vector or a new operation address while finishing a previous microinstruction sequence.

JLA - Jump to NA Inputs and Load CR1

The JLA command is a direct jump to the NA inputs and a parallal load of CR1. CR1 is loaded with the incremanted value of CR0 (CR0 plus C_{in}). The JLA instruction can be used to service an interrupt or as an additional form of subroutining.

JSR - Jump to Subroutine

The JSR instruction is an unconditional jump to subroutine. The jump address is provided by the NA inputs which are loaded into register CRO. At the same time, the present CRO address is routed through the incrementer and "pushed" onto the LIFO stack to CR4.

The JSR command operates in two modes depending upon the status of the RSR flip flop (see Table 2).

Non-Repeat mode is used for normal subroutining.
 The RSR flip flop is clear (RSQ = 0) which causes

the present CR0 address to be incremented end pushed onto the stack. That is, CR0 plus $\mathrm{Cin} \rightarrow \mathrm{CR4}$ and the contents in registers CR4 through CR7 are "pushed down" one location. Upon a return from subroutine, the incremented address puts the control into the main program flow one location below the JSR address:

 Repeat mode is used for multiple executions of e single subroutine. The RSR flip-flop has been previously set (RSQ = 1) by en RSR instruction.

The incramenter is disabled and CR0 is loaded into CR4. The stack registers CR4-CR7 are pushed down as before. Upon a return from subroutins, the original JSR address is then returned to CR0 and the JSR is executed again. This repeat cycle will continue until XB signifies the final repeat count has been reached.

For multipla MC10801 configurations, the \overline{XB} line is a common connection between parallel circuits. Tha RSR flip-flop significes the repeat mode and \overline{XB} combines with CR1 registers to determine the final repeat count. During a JSR instruction tha incaramentar is controlled by the following equation:

INTERNAL CARRY IN = Cin+(RSQ+(CR13+ CR12- CR11-CR10)-XB)

Additional information on the XB line is found in the following Branch Control and Applications sections.

RTN - Return from Subroutine

The RTN is an unconditional return from subroutine in which the LIFO stack is "popped" and the contents of CR4 are transferred to CR0. Up to 4 levels of nesting are possible with the on-chip stack.

The RTN instruction is used with the JSR instruction for normal subroutining or multipla executions, again dependent on the RSR flip-flop (see Table 2).

- If RSQ = 0, a normal return is executed. The stack is "popped" and the contents of CR4 are loaded into CR0.
- 2. If RSQ = 1, the stack is "popped" to CRO and CR1 is incremented. The RTN will continue in the repeat mode until CR1 is filled with all ones. The RSR flip-flop is reset when ell CR1 registres reach full count. As with the JSR command XB interconnects parallel MC10801's to datermine full count.

RSR - Repeat Subroutine

The RSR command initializes the RSR flip-flop and CR1 for repeating microinstructions or subroutines. During the RSR, CR0 is incremented to the next address location (CR0 plus $C_{in} \rightarrow CR0$), CR1 is loaded from the N.A. input, and the RSR flip-flop is set to a logic "1".

Register CR1 determines the number of times a microinstruction or subroutine will be repeated. Used as a cycle counter, CR1 is incremented until the register contains all ones (final count). For this reason, the repeat count originally loaded into CR1 must be the 2's complement of the desired count number.

Setting the RSR flip-flop to a logic "1" causes JSR and RTN to repeat subroutines and RPI to repeat single microinstructions.

RPI - Repeat Instruction

The RPI command is used to repeat single microlinstuctions. In a repeat mode (RSR flip flop set to logic 1 by an RSR instruction), RPI holds the CRO control memory address constant and increments the CRI repeat counter. At the final repeat count, all "I"s in CRI, the RSR flip-flop is reset to logic "O" and RPI loads the contents of CRI ANDEM with the NA insults into CRI.

The RPI therefore directly jumps to the new address on the N.A. inputs after the microinstruction repeat sequence is complete. (Note that CR1 remains at all "1"s after completing the repeat sequence.)

XB is common to all parallel MC10801s to insure CR1 is full on all circuits.

When not in a repeat mode (RSR flip-flop at logic "0"), the RPI instruction becomes a direct jump to register CR1. CR1 is ANDed with the N.A. inputs and loaded into CR0. In this mode RPI is used with JLA for a single level subroutine, where the return address is: (the starting eddress plus Cinj.) ANDed with N.A.

BRC - Branch on Condition

The BRC instruction is a conditional jump to the N.A. inputs. The branch decision is determined by the equation:

where \overline{XB} is the external Extender Bus common to all parallel circuitry end B is the brench input to any MC10801. If the brench equation equals "0", BRC executes a direct jump to N.A. inputs. If the branch equation equals a logic "1", the present control memory address in CR0 is incremented (CR0 plus $C_{\rm IR} \to CR0$) and the progress goes to the next sequential location.

Normally the test bit is applied to en Mc10801 branch, b, input. For multiple chip configurations, the XB line is connected common so all Mc10801 respond to the same brench signal. Select line CS4 is an enable for the B input and selects which Mc10801 B input is stead for the brench decision. A selected CR3 bit may also be used for brenching as described in Table.

BSR - Branch to Subroutine

The BSR is a conditional jump to subroutine. The branch condition is determined by the XB line and the B

input as with BRC. If $XB^+(CS4+8)$ = logic "0" the BSR jumps to subroutine. The subroutine destination on the N.A. inputs is loaded into CR0, and the present address in CR0 is incremented and pushed into the LIFO stack (CR0 plus $C_{1n} + CR4$). If the branch equation equals logic "1", the present control memory address is incremented (CR0 plus $C_{1n} + CR0$).

Unlike JSR, the BSR command is unaffected by the RSR flip flop status. Therefore, a BSR subroutine can be nested within a JSR/RTN repeat subroutine sequence without incrementing the CR1 cycle count register. A ROC is then used to return from the BSR jump.

ROC - Return on Condition

The ROC is a conditional return from subroutine. If the branch equation 76 - (54 + 8) = 0, the return in Section 18 is the branch equation 76 - (54 + 8) = 0, the return in CRO. If the outside requist e logic "1", the MCIgin "1" is the CRO. If the outside requist e logic "1", the MCIgin "1" is the Notion of the subroutine by loading the return a direct jump in the subroutine by loading the NA inputs into CRO. ROC operates independent of the RSR flip flog and can be used with BSR to nest subroutine within a recent source.

BRM - Branch and Modify

The BRM instruction is a jump to the N.A. inputs with an address modification by the B and \overline{XB} inputs. The following information is loaded into CR0 with CR03 being the most significant bit in the part.

CR03 = NA3 CR02 = NA2 CR01 = NA1•XB CR00 = NA0•R

Note that \overline{XB} is inverted as a modifier. This address modification allows multiway branching where the branches are sequential locations.

CS4 overrides the branch modifiers as shown in Table 2, When multiple MC10801s are operated in parallel, CS4 can be used to disable B and $\overline{X}B$ on all but the two least significant address bits.

REPEAT AND BRANCH CONTROL B. XB. CS4

The Branch (B), Extender Bus (XB) and Select line CS4 control certain MC10801 instructions to make repeat or conditional jump decisions.

Brench-B and Select line-CS4:

Brench operations BRC, BSR, and ROC use the 8 input as a source of decision information. Parallel MC10801 circuits determine the branch status from any 8 input enabled by select line CS4. The selected 8 input is routed to the XB line which is common to all MC10801s and allows perellel circuits to operate as a unit.

A branch decision depends on the following equation: $\overline{XB} = (CS4 + B)$. Select line CS4 enables the B input when held at a negative logic "0" (MECL Vpg). Branch then occurs if B = logic "1", and the \overline{XB} line extends this branch condition to all parallel circuits. \overline{XB} is a complemented signal to operate properly when wired

together using the emitter dot (negative logic AND function).

The BRM instruction is a special type of brench where the B and XB lines determine register CR0 bits as follows:

> CR03 = NA3 CR02 = NA2 CR01 = NA1+XR CR00 = NA0-B

Select line CS4 overrides this use of the branch inputs. The ebove CR0 inputs are meintained with CS4 = logic "0" and the 4 NA inputs are routed directly to CR0 when CS4 = logic "1". This feature is used with parallel MC10801 circuits to perform a 4-way branch with the two least significant address bits. CS4 disables branch on the more significant circuits. If two MC10801s are used with CS4 = "0" on both chips, B wey brenching is possible with the next microprogram address being NA7 NAS NAS-YR NA4-R2 NA3 NA2 NA1-YR NAO-R1 where B1 is the brench input on the lower order chin and B2 is the brench input on the upper order chip.

Repeat operations JSR, RTN, and RPI respond to XB. but not to B. The functional equation for a repeat decision is RSQ + RIN+XB. Repeat operation is discussed in the preceding MC10801 instruction descriptions end the following applications section.

Extender Rus - VR

The XR line operates in several modes and can be driven from verious parts of the MC10801 or from externel circuitry

The XB line is controlled by the B input to insur brench coupling between parallel circuits as described ebove. Status register CR3 bits can be multiplexed onto XB with select lines CS0 through CS3. To make branch decisions, the selected CR3 bit goes to ell parellel MC10801s on the XB interconnection. Select lines CS0 through CS3 operate independently of the selected MC10801 IC0-IC3 control instruction end must be programmed for the branch

Repeat register CR1 and the RSR flip-flop control XB during a JSR, RTN, or RPI instruction, If RSQ = logic "1" (the MC10801 in a repeat mode) end CR1 signifies a reneat count XR is forced to e logic "O" XR going to all parellel MC10801 circuits, couples the cycle count information in CR1 to control the receat sequence. During a recent sequence CR3 status hits should be disabled from XB to avoid overriding the CR1 cycle count, In e nonrepeat mode, RSQ = logic "0", the XB line has no effect on JSR. RTN or RPI instructions.

It is possible to control or modify the XB line from an externel signal. The XB pins of parallel MC10801s are emitter dotted and en externel signel can be tied into this connection. The external signel would override internel MC10801 control by forcing a negative logic "O" (MECL VOH) on the XB line, This feeture is not required for normal MC10801 operation and would be used to produce special branch functions.

Teble 3 is a listing of the \overline{XB} status as controlled by the verious MC10801 control sequence instructions and select lines CSO CS1 CS3 end CS4

TABLE 2 PALLET A PART OF THE TAX PROPERTY AND A PART OF THE PA

COMMENTS	REPEAT FUNCTION	BRANCH OISABLE CS4	INSTRUCTION CONTROL IC3-IC0 MNEMONIC CODE	CSS	CS1	cso	XA
Brench input or repeat function can- not effect the XB line on these in- structions	×	×	JSR+RPI+RTN+ BRC+BSR+ROC	1 0 0 0	X 0 0 1	X 0 1 0	1 CR30 CR31 CR33 CR33
Branch input can- not effect the XB line when CS4=1	×	1	BRC+B\$R+ROC	0 0	0 0 1	0 1 0	CR30 CR30 CR30 CR30
The Brench input is selected onto the XB line when CS4+0 and the instruction is a BRC, BSR or ROC.	×	0	BRC+8\$R+ROC	0 0 0	0 0 1	X 0 1 0	8 6-CR: 6-CR: 6-CR:
If the repeat function O, the XE line is unaffected by JSR, RPI, or RTN	0	х	JSR+RPI+RTN	0 0 0	0 0 1	0 1 0	CRSC CRSC CRSC
If the repeat function = 1, XB is forced to 0 on e JSR, RPI or RTN.	1	х	JSR+RPI+RTN	×	×	×	0

[&]quot;X" represents e Don't Care Condition

NOTES 1. (RSQ1+ICR13-CR12-CR11-CR10) - Repeat Function
2. CS3 anables a bit from CR3 to be placed on XB, CS0 and CS1 select the bit from CR3.
3. The XB line can be forced to a "O" from an extract chip using the negative logic "ANO".

STATUS REGISTER CR3 CONTROL CS0, CS1, CS2, CS3

Register CR3 is primarily used as a storage area for microprogram status information. The contents of this register are continuously available on MC10801 package pins CR30 through CR33, Information can be loaded from the I Bus port. NA inputs, or from the single line input, Din. Select lines CSO through CS3 and the reset, RST, input control all CR3 load operations. In addition, CSO, CS1, and CS3 enable CR3 bits onto the XB line as described in the preceeding section and Table 3.

CSO and CS1 select one of the four CR3 bits to be loaded from information on the Din input. This occurs with CS2 = looic "0" CS0 and CSI also select the I Bus or NA inputs for parallel loading CR3, Table 4 shows the truth table for entering information into CR3. As with all MC10801 registers, CR3 is a master-slave design which loads information on a positive going (Vol to VOH) clock edge

TABLE 4

RST	CS3	CS2	CS1	CS0	CR33		CR31	CR30	xs
0	×	×	×	×		0	0	0	
1	0	0	0	0				DIN	ČR 30
1	0	0	0	1	-	-	DIN		CR3 1
1	0	0	1	0	-	DIN	-	-	₹R32
1	0	0	1	1	DIN				CRSS
1	0	1	0	0					CRO
1	0	1	0	. 1					CR31
1	0	1	1	0					CR3
1	0	1	1	1	-			-	CR33
1	1	0	0	0				DIN	. 1
1	1	0	0	1			DIN		1
1	1.	0	1	0		DIN			1
1	1	0	1	1	DIN		-		1
1	1	1	0	0	0	0	0	0	1
1	1	1	0	1	183	182	181	180	1
1	1	1	1	0	NAZ	NA2	NA1	NAO	3
1	1	1	1	1			-		1

NOTES 1. Register CR3 changes state on a VQL to VQM transition at the

2 The XB line can be forced to a "0" due to a branch or repeat condition. Table 3 fully describes XB.

CRO OUTPUT BUFFER ENABLE CS5

Select line CS5 provides a gating function on the CRO control memory address outputs. A logic "1" on CS5 enables CRO to package pins CROO through CRO3. A logic "0" on CS5 forces the buffer outputs to a logic "1" state. This negative logic 1 (MECL VOL) frees the CRO output pins and allows for an external source of control memory address information. Note that when the CRO buffers are disabled, the CRO information is still available for internal operation. This alternate addressing feature can be used to load writable control storage on power up or for forcing interrupt vectors and overriding normal MC10801 operation, Table 5 shows the truth table for the CS5 input.

TABLE 5

INUIN IAALE	FOR CRU OUTFOT BUFFER
CSS	OUTPUTS CR00 - CR03
1 0	ENABLED OISABLED

BUS CONTROL CS6, CS7, CS8

The I Bus and @ Bus function as I/O ports for information stored within the MC10801 internal registers. For data output, CS6, CS7, and CSB select the proper register and enable the bus output drivers. When not used to output data the MC10801 internal bus drivers are forced to a negative logic 1 (MECL Vol.) to provide for I Bus and @ Bus data input operations.

Lines CS6, CS7, and CSR select data from registers CR1. CR2, or either end of the LIFO stack CR4 and CR7, CSR selects either the I Rus or the Ø Bus while CS7 and CSB control the source of output data. Registers CR1 and CR2 are directly selected However CR4 and CR7 selection is dependent upon ICO-IC3 control instructions involving the LIFO. CR7 can be read only during a JSR or RSR with branch LIFO push operation, Reset, RST. results in a LIFO push and also enables CR7 as an output.

LIFO pop operations, as caused by a RTN or ROC with branch, forces a logic 1 state on the I Bus and @ Bus drivers. Either port can then input information to CR7 as required to extend the stack depth with external circuits. All MC10801 control instructions not involving the LIFO enable CR4 as a possible I Bus or @ Bus data source. Table 6 shows registers available to the I Bus and @ Bus as output ports.

TABLE 6 SELECTING THE I BUS AND I BUS AS DATA OUTPUTS

INSTRUCTION CONTROL				CS	6-0	CS4	- 1
ICO - IC3 MNEMONIC CODE	RST	CE7	CS8	08	10	98	10.
x	×	0	0	1	CR1	CR1	
JSR-05R-X8	×	0	1	1	CR7	CR7	1
×	. 0	0	1	1	CR?	CR7	1
RTN+ROC-X8	1	0	1	1	1	5	1
JSR+RTN+(85R+ROC)-X6	1	0	1	1	CR4	CR4	1
×	×	1	0	1	CR2	CR2	1
×	×	1	1	1	1	- 1	1

X = Don't care

The bus control inputs also select either the I Bus or Ø Bus as input ports to load information into the bottom of the LIFO (CR7) Select line CS6 selects either the I Bus or @ Bus while CS7 and CSB in conjunction with a LIFO pop function, RTN or ROC with branch, enables these ports as inputs to CR7, Table 7 shows complete LIFO operation and selection of I Bus and @ Bus as controlled by the ICO-IC3 control instructions and the CS6-CSB bus control inputs.

The I Bus automatically becomes an input port to CRO or CR2 during a JIB, JIN, or JL2 instruction. When using these instructi ",s a logic "1" is normally selected on the I Bus drivers, see Table 6, to avoid a conflict between internal register data and the incoming I Bus information

CARRY OUT COLLT

The Cout line is a direct function of the Cin input and the CR1 or CR0 registers as shown in Table B. Note that when RSQ = 0, Cout always monitors the CR0 register independent of the ICO-IC3 instruction inputs.

TABLE 7

INSTRUCTION CONTROL						NEXT STATE				
MNENONIC CODE	RST	Xě	RSO	CS6	CS7	C\$8	CR4	CRS	CR6	CR7
' RTN + RPI	0	×	1	X	×	×	CR1	CR4	CRS	CRE
RTN + RPI	0	×	0	×	×	×	CRO	CR4	CRS	CRE
RTN + RPI	0	х	×	×	×	×	CRO	CR4	CRS	CRE
JSR	1	×	0	X	X	×	CRO Plus CIN	CR4	CRS	CRE
JSR	1	-1	1	×	х	×	CRO Plus CIN	CR4	CRS	CRE
JSR	1	0	1	×	×	×	CRO	CR4	CRS	CR
BSR	1	1	×	×	×	×	-	-	-	-
8\$R	1	0	×	×	×	×	CRO Plus CIN	CR4	CRS	CRE
RTN	1	Х	X	×	0	0	CRS	CR6	CR7	0
RTN	1	X	×	×	1	×	CRS	CR6	CR7	0
RTN	1	X	×	0	0	1	CRS	CR6	CR7	18
RTN	1	×	×	1	0	1	CRS	CR6	CR7	00
ROC	1	-	×	×	×	×	-	-		
ROC	1	0	×	X	0	0	CRS	CR6	CR7	0
ROC	1	0	×	×	1	×	CRS	CR6	CR7	0
ROC	1	0	×	0	0	1	CRS	CR6	CR7	18
ROC	1	0	×	1	0	1	CRS	CR6	CR7	QΒ
JSR+BSR+RTN+ROC	1	×	×	×	×	×	-	-	-	-

"X" represents a Don't Care Condition, "--" represents a NO CHANGE Condition

TABLE 8
TRUTH TABLE FOR Court

I	INSTRUCTION CONTROL ICO - IC3	RSΩ	Cout
	RPI + RTN RPI + RTN RPI + RTN	,	C _{in} -CR03-CR02-CR01-CR00 C _{in} -CR13-CR12-CR11-CR10 C _{in} -CR03-CR02-CR01-CR00

APPLICATIONS INFORMATION

The MC1901 fits a wide range of system sizes and application, and therefore, has no fixed interconnection configuration. The specific system design goals will determine the control memory size, the number of MC1901s, and the interconnection pattern. A typical small processor control section can, however, illustrate use of the MC19001. Figure 3 however hillustrate use of the MC19001. Figure 3 however both C1901 plus microprogram control storage for the processor. Various features are described below.

MEMORY ADDRESSING

Two MC10801s provide increment, direct jump, branch, and subroutine capability for up to 256 words of control memory. Three devices can extend this to 4K words. Control register CR0 outputs are the control memory address.

A second technique to extend memory addressing beyond 258 words is two MCI0801s and word-page memory mapping. Status Register CR3 of device B extends the memory size to 16 pages of 256 words sech. extends the memory size to 16 pages of 256 words sech. The state of the second sech pages of 256 words sech. The state of the second sech pages of 256 words sech pages o

CONTROL STORAGE

Control storage can be as large as 4K words (16 pages x 256 words) for the example shown. If writable control storage is desired, MECL RAM's (MCM 10144 or MCM 10146) are used. For PROM the MCM 10149 is used.

The word length is the sum of the various control fields existing in the control storage. The Instruction Field equals 4 bits, the Next Address Field equals 8 bits, the Status Field is up to 10 bits, etc. It is not unusual for the word size to be 40 to 80 bits or more including the RF, ALU condition code, and other processor fields

If system cycle times permit, the word size can be decreased by control field decoding. Small PROMs such as the MCMN0130 or discrete logic are used to decode the select line signals. The number of microprogram bits can be reduced, but additional delay in the feedback path is introduced.

MICROPROCESSOR SEQUENCE CONTROL

The control fields feedback from storage to the MC10801s determine the microprogram sequence. The 4-bit instruction Field selects one of 16 control instructions to generate the next microprogram address. Instruction lines 100 through 103 are respectively tied in parallel so that devices A and 8 perform the same instruction.

The Next Address Field is 8 bits wide — four bits to the most significant device 8 and the other four bits to device A. The NA inputs are the source of constants, starting addresses, jump and branch vectors, and making information. The data at the NA inputs is used by the MC 10801 and controlled by the instruction Field and/or the Status Field.

The Status Field can be up to 10 bits wide. The number of bits can be decreased with decoding or with selective functions used in the MC10801.

FIGURE 3 - PROGRAMMED CONTROL

Control lines CS0 through CS3 are driven independently because they main/pulset register CR3 on each MC10801. Register CR3 is the Page Address register on device B, and is a status bit register on device A. Each CR3 register on the two MC10801's must be controlled independently.

Other connections to the MC10801s include:

- C_{in} of the least significant device A is a logic "1" for increment functions, C_{out} of device A ripples to C_{in} of device B.
- The XB lines are tied common for parallel branch functions.
- Branch information is tested on the B input of device A. As a result, CS4 = 1 for device B to disable its branch input because the input is not used.
- 4. Clock and reset are tied in parallel on both devices,
- CS5 is the CR0 output disable or the Word Address Disable. This line can be used for writable control storage functions or for interrupt functions.
- Data can be entered into the CR3 register on a single bit basis using the D_{in} input.

I RUS AND A RUS

The data buses are tied to other ports of the processor. Starting addresses, interrupt vectors, and extension of the internal LIFO stack are common uses of these buses. Both the I Bus and Ø Bus are bidirectional, and are controlled by the Status Field and the Instruction Field.

SUBROUTINE & REPEAT FUNCTIONS

Subroutine and repeat operations are important functions of the MC 10801. These can each be illustrated simply.

Non-repeat subroutine — an example is illustrated
in Figure 4. The address is limited to the word
address and is listed in hexadecimal, At address 06,
a SR is executed in which address 17 ~ CR0, the
present address plus 1 ~ CR4, and the stack is
pushed. The subroutine begins at address 17 and
ends at address 19 with an RTN. When the RTN is
executed, (CR4) ~ CR0, the stack is popped, and
the program jumps to location 07 to continue the
program.

FIGURE 4 - NON-REPEAT SUBROUTINE LISTING

ADDRESS	I FIELD	NA FIELD	DESCRIPTION
0s	321	17	06+1 CR4, Push Stack, 17 CRO
- 07	INC	×	Continue Program
-		1	
-			
-			
L+17	INC	×	Beginning of Subroutine
18	INC	×	
19.	RTN	×	(CR4) - CR0, Pop Steck

Repeat subroutine - Figure 5 shows this example.
 The instruction flow is similar to the above example except that an RSR must be executed.

During the RSR, CR1 is loaded with the 2's complement of 4 which is the number of times the subroutine is to be repeated. In hexadecimal notation, this is FC for 4 cycles. Also RSQ is set to 1 for repeat (in the non-repeat mode RSQ = 0).

The JSR is executed to begin the subroutine operation. During the JSR, the subroutine address 17 ÷ CR0, the present address 06 plus C_{II} internal ÷ CR4 and the stack is pushed. If RSQ = 0 or CR1 = FF, C_{II} internal = 1. Thus for the first 3 cycles when the JSR is executed, the present address 06 is loaded into CR4.

At the end of each subroutine cycle, an RTN is executed or (CR4) \rightarrow CR0; the stack is pushed; and if RSO = 1 and CR1 \neq FF, then CR1 is incremented and if RSO = 1 and CR1 \neq FF, OH CR1 is incremented to CR1 \neq FF, OH CR1 is incremented finally to FF.

On the final cycle, the JSR is executed with CR1 = FF and address 07 is loaded into CR4. Then, the RTN resets RSQ and jumps to location 07 to end the operation.

For this example with an 8-bit word address, the maxi-

mum number of subroutine cycles is 256.

FIGURE S — REPEAT SUBROUTINE LISTING								
ADDRESS	I FIELD	NA FIELD	DESCRIPTION					
05	RSR	FC	1111 I 100 - CR1, 1 - RSO					
° - °	JSR	17	06 + C _{IN} Internal → CR4 Push Stack 17 CR0 If RSO + 0 or CR1 - FF then C _{IN} Internal - 1					
0.7	INC	X	Continue Program					
- 1	į.	l.						
Le17	INC	×	Beginning of Subreutine					
18	INC	×						
19	RTN	×	(CR4) → CR0, Pop Stack if RS0 = 1 and CR1 ≠ FF, then (CR1) +1 → CR1					

 Repeat Instruction is shown in Figure 6. As in the repeat subroutine, an RSR is executed loading CR1 with = FC and RSQ is set. This sets the number of instruction cycles at 4.

An RPI then is executed. If RSQ = 1 and CR1≠ FF, then (CR1) plus 1 → CR1 and CR0 → CR0, If CR1 = FF RSQ is reset and (11) (FF) → CR0.

Thus for the first 3 cycles, CR1 is incremented and CR0 stays at the present address.

During the fourth and final cycle (CR1 = FF from the third cycle) RSQ is reset and CR0 jumps to the Next Address value (11) AND d with the value of CR1 (FF) which is all logic 1s. The location 11 now continues the program.

The maximum repeat cycle is again 256.

FIGURE 6 - REPEAT INSTRUCTION LISTING

ADORESS	I FIELD	NA FIELD	DESCRIPTION
00	RSR	FC	1111 1100 → CR1, 1 → RSQ
[a	RPI	11	If RSQ = 1 and CR1 ≠ FF, then (CR1) + 1 → CR1, (CR0) → CR0, If CR1 = FF, then 0 → RSQ (11-FF) → CR0
L-e-11	INC		Continue Program

	TINO	Vdc	ပ္	ı	Ē	8
CONDITIONS	VALUE	-1.9 to -2.2 -4.68 to -5.72	-30 to +85	500 to -2.0 Vdc	10	20
RECOMMENDED OPERATING CONDITIONS	SYMBOL	VTT	τĀ	-	超性	Md
RECOMMEND	PARAMETER	Supply Voltage (V _{CC} = 0 Volts)	Operating Temp. (Functional)	Output Drive	Meximum Clock Input Rise and Fell Time (20% to 80%)	Minimum Clock Pulse Width

deliged to met the dissellation shown in the test table, after themst aquilibrium has been established. The circuit is in set socker or mounted on a printed circuit board and termens as if thou spears than 500 lines from a numbrated, Outputs as settlement of the present than terminated from a maintained. Outputs as serminated frough a \$00 chm estatior to Each MECL 10,000 series circuit hes been -2,0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same ELECTRICAL CHARACTERISTICS

1,000 1,00	
	Terropretura Villensa
THE THE PROPERTY OF THE PROPER	-30°C -0.890
1.05 1.05	L
A CALLEGE OF THE LETTER OF THE	+889C -0 700
10 Control of the Con	
Vigens V	5
1 (2) 3/8 (2) 1 (3) 3/8 (4) 1 (4) 3/8 (4) 3/8 (4) 1 (4) 3/	Unit Villiman
11	esAde _
**************************************	* AAGC 23
00000	2 9
0.0,2,5,5 1,3,8,3,4,4,4,4,7,4,4,7,7,4,4,4,7,7,4,4,4,7,7,4,4,7,4,4,7,7,4,4,7,7,4,4,7,7,4,4,7,7,4,4,7,7,4,4,7,7,4,4,7,7,4,4,7,7,4,4,4,7,4,4,4,7,4	-
# # # # # # # # # # # # # # # # # # #	Vdc *18.28.27.45
### ### #### #########################	Vdc 41,44,46
2	Vdc 45
# 12 2/2 2/2 # # #	Vdc **42,43,45
- 46 F.22 26.48	Vdc **42,43,45
	V6: **42,43,45

-30%C

Under Test 1,24 25,48 2 6 4 3 24 24

> # 1 1 МОМ VOL Logic "1-7 Output Voltage Logic "0" Threshold Voltage Logic "1" Threshold Voltage

Power Supply Drain Current

-1 060 -1 940 -1 890

Lope "O" Output Voltage

VOLA

SETUP AND HOLD TIMES


	Setup	Hold
Input	Min	Min
IC0-IC2 (1)	27	-2.0
ICO-IC3 (2, 3)	44	-8.0
NAO-NA3	28	+2.0
I Bus, Ø Bus	25	+1.0
CSO-CS3	35	-2.0
CS4 (4)	23	-2.0
g (4)	21	-1.0
Cin	15	+2.0
D _{in}	20	+2.0
AST .	20	+5.0
XB	28	-4.0
XB (4)	20	-2.0


NOTES: (1) All instructions except 2 and 3 below.
(2) BSR, BRC, BRM, or ROC instruction whan 5 · CS4 = 1.
(3) BSR, BRC, BRM, ROC, JSR, RPI, or RTN instruction when RSQ = 1.

(4) BRM instruction only.

PROPAGATION DELAY TIMES (NANOSECONDS)

		-30	0°C	+21	5°C	+81	5°C
Input	Output	Тур	Max	Тур	Max	Тур	Max
Clock	CRO, CR3	11.1	16.0	11.2	16.0	12.0	17.0
Clock	18, 08	16.3	30.0	16.8	30.0	21.2	32.0
Clock	XB	15.7	20.0	16.1	21.0	1B.2	23.0
Clock	Cout	13.5	22.0	14.6	23.0	16.3	24.0
Cin	Cout	3.10	9.00	2.80	7.00	3.40	B.00
ICO-IC3	Ø8	22.7	32.0	23.4	33.0	28.9	38.0
ICO-IC3	XB	14.9	20.0	15.9	21.0	19.1	24.0
ICO-IC3	Cout	17.4	26.0	17.4	26.0	20.9	27.0
CS7, CS8	18,08	14.B	22.0	16.0	24.0	17.6	28.0
CSO-CS4, B	XB	11.8	17.0	12.4	18.0	15.3	20.0
CS6	18, Ø8	7.00	11.0	6.80	11.0	7.70	12.0
CS5	CRO	5.20	10.0	5.30	10.0	6.10	11.0
XB	18, 08	21.3	29.0	22.2	31.0	24.6	36.0
RST	18,08	18.8	26.0	19.6	28.0	22.9	31.0
TR, TF	All	6.00	11.0	6.50	11.0	B.30	12.0









THERMAL CHARACTERISTICS
ITYPICAL)

© 500 Linear Ft. Air Flow

JA = 26.5° C/W

JA = 7° C/W





MC10802

Advance Information

INTRODUCTION

The MC10802 Timing Function is an LSI building block for digital processor systems. This circuit contains the logic and control lines to generate system clock phases and provides for start, stop, and diagnostic operations. Each part is four bits wide and can be connected in series for greater than four phase clock systems.

The Timing Function as shown in the block diagram below is composed of a four phase shifter circuit with buffered outputs. Fifteen input lines combine with Control and Start Sync logic to control all operations within the part.


FEATURES

- Programmable Number of Phases
- Selectable Double -Width Phases Duration
- Start Signal Synchronizer
- Single Cycle Stepping
- Single Phase Stepping
- Asychronous Master Reset
- Cascadabla
- . Fully Compatible with the MECL 10,000 Family

MECL – LSI TIMING FUNCTION







This is advance information on a new introduction and specifications are subject to change without notice



MC10803

INTRODUCTION

The MC10803 Memory Interface Function is an LSI building block for interfacing a high peed processor yestem to main memory or peripheral equipment. The circuit contains the logic and strong prouppings of the peed processor and routing incoming or outgoing data. Each part is 4-bits wide and one be connected in paper of the peed of the peripheral peed of the peed of

The Memory Interface Function is shown in the block diagram below contains six 4-bit registers, an ALU with encoded function/ operand select logic, and data transfer circuitry on a single MECL bipolar LSI circuit. Fifteen select (MS) lines control register selection, 13 basic ALU functions, and 17 data transfer operations.

MECL — LSI MEMORY INTERFACE FUNCTION



CASE 725-01





TABLE OF CONTENTS

- 1 Introduction
- II. System Overview
- III. Table of Pin Designations
- IV. Architectural Description
- V. Functional Description
- A. Data Transfer Control
 - B. ALU Programming.
- C. ALU Destination Control
- VI. Applications Information
- VII. Electrical Parameters A. D.C. Parameters
 - B. A.C. Parameters
 - C. Waveforms D. Test Configuration
- VIII, Package Information

IMPORTANT FEATURES

- 1. Internal ALU for address generation
- a. 13 arithmetic, logic and shift functions
- b. 7 separate ALU operands
- 2. Four word register fila a. Program counter
- b, 3 general purpose registers for index registers, stack pointers, etc.
- 3. Memory data register
- 4. Mamory address register
- 5, 17 data transfer and storage operations
- 6. 4 bits wide and fully expandable
- 7. 5 data ports for maximum versatility
- 8, Internal Register File can be expanded by using External Register File connected to tha I Bus and 0
- 9. Fully compatible with MECL 10000
- a Power supplies b. Logic levels


INPUT/OUTPUT DIAGRAM-MC10803



ABSOLUTE MAXIMUM RATINGS (see Note 1)

RATING		SYMBOL	VALUE	UNIT
Supply Voltage (V _{CC} = 0)		V _{EE} V _{TT}	-8 to 0 -4 to 0	Vdc Vdc
Input Voltage (VCC = 0)	Std	V _{in}	0 to VEE Note 2	Vdc Vdc
Output Source Current	Cont	10	< 50 < 100	mAdc mAdc
Storege Temp. Junction Temp.		T _{stg} .	55 to +150 t65	°c °c

- NOTE. 1. Permanent device damage may occur if absoluts
 - maximum ratings are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher then recommended voltages for extended periods of time could affect device reliability.
- NOTE: 2. Input voltage limit is V_{CC} to -2 Volts when the bus is used as an input and the output drivers are disabled.



MC10806

Advance Information

INTRODUCTION


The MC10806 Dual Access Stack is an LSI building block for digital processor systems. This circuit consists of 32 words by 9 bits of memory with two independent address and data ports. The circuit is easily expandable in both the word and bit directions making it ideal in register file, scratch pad, and high-speed buffer applications.

The Dual Access Stack, as shown in the block diagram below, contains a 32 x 9 memory array, two address ports, two 9bit data input/output ports, two 9bit output regetters, address and data parity checking logic, and two error flip-flops in a single MECL Bipolar LSI circuit. Separate read, write, and output enables exist for each port to control all operations within the part.

MECL — LSI DUAL ACCESS STACK



CASE 725-01



This is advance information on a new introduction and specifications are subject to change without notice


TABLE OF CONTENTS

- I. Introduction
- II. System Overview
- III. Table of Pin Designations
- IV. Architectural Description
 - V. Functional Description
- VI. Applications Information
- VII. Electrical Parameters
 - B. A.C. Parameters
 - A. D.C. Parameters C. Waveforms
 - D. Test Configurations
- VIII. Package Information

IMPORTANT FEATURES

- 1. 32 x 9 Memory Array
- 2. Two 9-Bit Output Registers (Latches)
- Two Independent Address Ports
- 4. Two Data I/O Ports
- Address and Data Parity Checking Logic
- Two Master/Slave Error Flip-Flops
- 7. Separate Read, Write, and Output Enables for Each Part
- 8. Each Part is 9-Bits Wide (One Byte) and Can 8e Operated in Parallel to Form Any Word Size in Increments of 9 Bits
- 9. Fully Compatible with the MECL 10,000 Family

INPUT/OUTPUT DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note 1)

Reting		Symbol	Velue	Unit
Supply Voltage (V _{CC} = 0)		VEE	-8 to 0	Vdc
Input Voltege (V _{CC} = 0)	Std	V _{in} V _{in}	0 to VEE Note 2	Vdc Vdc
Output Source Current	Cont	lout lout	< 50 < 100	mAdc mAdc
Storege Temperature Junction Tempareture		T _{stg}	-55 to +150 165	°c °c

NOTES: 1. Permenent device demage may occur, if absolute meximum retings ere exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher then recommended voltages for extended periods of time could effect device reliebility


> 2. Input voltage limit is VCC to -2 Volts when the bus is used as an input and the output drivers ere disabled.

SYSTEM OVERVIEW

The Motorola M10800 family of LSI processor circuits combines the cost and size advantages of LSI with system design flexibility. Each family part is a major system building block which can be interconnected and programmed for a wide range of processor applications. Figure 1 illustrates a method of using the various circuits in a general-purpose 'processor. The MC10800 4-Bit ALU Slice performs the various arithmetic, logic, and shift functions. This circuit features full BCD capability and a complete set of status outputs. The MC10801 Microprogram Control Function addresses and sequences through microprogram control memory. A set of 16 & control instructions provides for direct jumps, conditional branches, and subroutines within microprogram. The MC10802 Timing Function generates clock phases and features single-cycle or single-phase clock increment for troubleshooting or diagnostics

The Register File has been made a separate block to that the designer can optimize the size and configuration for his particular system. The main function of the Register File is to provide storage for addresses and data. Also, the access time of the Register File must be fast in order to efficiently utilize the high speed of the overall processor system.

FIGURE 1 - MICROPROGRAMMED PROCESSOR



The MC10905 Dual Access Stack provides the registerfile function in the processor as well as providing a memory buffer interface to peripheral devices. The MC10906 contains 32 words by 9 bits of memory in which 2 words can be independently addressed for reador-write operations on two separate data 1/0 ports. Also, the circuit has the ability to check for parity errors on both the address and the data.

In the Register File black of the processor configure tion shown in Figure 1, the two Data I/O ports of the MC10808 are connected to the two internal buses of the processor, the 1 Bus and the 0 Bus. The addresses and control signals are connected to the Control Memory. In the configuration shown, two locations of register file can be operated on by the ALU when the clock is at "1", to that it may be written back into the block is at "1", so that it may be written back into the block is at "1", so that it may be written back into the configuration are seven in the Adollisation section.

In the Peripheral Buffer block, the MC1808 can be used as a temporary buffer for soring data from the processor. In the Peripheral device or vice was. Den Data to a temporary buffer for soring data from the processor to the peripheral device or vice was. Den Data to a temporary buffer as the MC1800 is connected to the MC1800 in connected to the MC1800 in the MC180

The Motorola M10800 circuits interface directly to all parts in the MECL 10,000 family. This provides a source for high-speed memories and a complete mix of MSI and SSI circuits. Circuits are available for special hardware functions from high-speed multiply to error detection and correction.

Versatility is a key word to describe each circuit from the Motorola M10800 family. The block diagram in Figure 1 and the examples in this data sheet are intended to illustrate ways to use these LSI parts and do not restrict the designer to any particular system configuration or application.



MC10808

Advance Information

INTRODUCTION


The MC10808 Programmable Multi-Bit Shifter is an LSI building block for shifting data in a high-speed processor system. The circuit is essential when performing floating point operations for prenormalization or alignment of exponents.

The Programmable Multi-Bit Shifter as shown in the block diagram contains a 16-bit shift network that is fully expandable in a shifter array to handle practically any number of bits. The shift type function select contains arithmetic, logic, and rotate shifting, four scale factor inputs are provided for specifying the number of positions that the input data is to be shifted or rotated. A sign bit is also provided for a rithmedia shift corrections.

MECL — LSI PROGRAMMABLE 16-BIT SHIFTER FUNCTION



CASE 725-01




This is advance information and specifications are subject to change without notice.

TABLE OF CONTENTS

- I. Introduction
 - I. Introduction

 II. System Overview
- III. Table of Pin Designations
- IV. Architectural Description
- V. Functional Description.
- V. Functional Description.
- VI. Applications Information
- VII. Electrical Parameters
 - A. D.C. Parameters
 - B. A.C. Parameters
 - C. Waveforms +
- D. Test Configurations
 VIII. Package Information

INPUT/DUTPUT DIAGRAM - MC10808



IMPORTANT FEATURES

- Three hundred gate complexity reduces package count considerably while increasing system speed.
- Sixteen separate data inputs and sixteen data outputs are available with only two levels of gating separating them for high-speed operation. The sign bit input goes through only one level of gating.
- Three shift type select lines are used to select alght different shift functions including shift left, shift right, and rotate.
- Four scale factor inputs select the number of positions (in binary and 2's complement for shift right and shift left) the data is to be shifted.
- Sign bit input is used for arithmetic shifting and for sign extend operations. Also, the sign bit is used in logic shifting for use in both positive and negative logic systems.
- The outputs may be disabled for array expansions by selecting the "ODA" function.
- High-speed operation of 6 ns typ delay from Data-In to Data-Out, 6 ns typ delay from Sign Bit to Data-Out, and 12 ns typ delay from the select lines to the Data-Out
- Two different shifter arrays can be built. One array requires only two package delays for a shifter requiring up to 256 bits. The other array requires only one package delay but more packages. A 64-bit shifter requires ten MC10808s with two package delays or sixteen MC10808s with one package delays or
- 9. Fully compatible with the MECL 10,000 family.

ABSOLUTE MAXIMUM RATINGS (See Nota)

Reting		Symbol	Velue	Unit
Supply Voltage (VCC = 0)		VEE	-8 to 0	Vdc
Input Voltage (V _{CC} = 0)		Vin	0 to VEE	Vdc
Output Source Current	Cont	I _o	< 50 < 100	mAdc
Storage Temperature Junction Temperature		T _{stg} Tj	-55 to +150 165	°C

NOTE: Permenent device damage may occur if absolute maximum ratings ere exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher then recommended voltages for extended periods of time could affect device reliability.